Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
☆29Jan 6, 2026Updated 9 months ago
Alternatives and similar repositories for cv-hpdcache-verif
Users that are interested in cv-hpdcache-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16May 25, 2026Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UVM Verification Environment for the CVFPU☆26Aug 27, 2026Updated 2 months ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- ☆27Oct 14, 2026Updated 2 weeks ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 5 months ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- An Open-Source Design and Verification Environment for RISC-V☆92Apr 21, 2021Updated 5 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- ☆13Aug 24, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple AMBA VIP, Include axi/ahb/apb☆36Jul 4, 2024Updated 2 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 4 months ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆34Jul 6, 2026Updated 3 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last month
- ☆17Nov 11, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆37Jul 17, 2025Updated last year
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- System on Chip verified with UVM/OSVVM/FV☆37Oct 19, 2026Updated last week
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆19May 31, 2026Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 10 months ago
- RTL for AXI over UCIe bridge.☆43Updated this week
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Oct 19, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Oct 22, 2026Updated last week
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆41Nov 24, 2022Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆733Oct 19, 2026Updated last week
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago