fpga i2c rtc oled based clock with alarm supports buzzer
☆16May 15, 2021Updated 4 years ago
Alternatives and similar repositories for fpga_rtc_alarm_clock
Users that are interested in fpga_rtc_alarm_clock are comparing it to the libraries listed below
Sorting:
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- i2c fpga oled sdd1306 bresenham implementation☆14May 20, 2021Updated 4 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- Apache NuttX RTOS on FPGA☆15Feb 20, 2024Updated 2 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆28Dec 20, 2022Updated 3 years ago
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 5 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 3 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Sep 26, 2022Updated 3 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Docker image with Xilinx ISE 14.7☆35Feb 1, 2021Updated 5 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆33Aug 29, 2022Updated 3 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- Semreh V2 line-follower robot code.☆14Feb 8, 2025Updated last year
- Amiga 600 Accelerator And RAM Expansion☆33Oct 25, 2025Updated 4 months ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- Tools for interfacing with the MetaShunt power profiling tool☆13Feb 3, 2026Updated last month
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- A collection of projects surrounding a bus based on the PC Engine's cartridge slot☆11Mar 4, 2021Updated 5 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆17Aug 7, 2025Updated 6 months ago
- ☆18Oct 6, 2025Updated 5 months ago
- Java Client API for the Postal email platform☆12May 20, 2022Updated 3 years ago
- ROS Waypoints Global Planner☆10Apr 7, 2025Updated 10 months ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- CoreScore☆172Nov 14, 2025Updated 3 months ago