Exploring gate level simulation
☆58Apr 23, 2025Updated 10 months ago
Alternatives and similar repositories for Silixel
Users that are interested in Silixel are comparing it to the libraries listed below
Sorting:
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated last month
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 4 years ago
- ☆21Mar 8, 2021Updated 4 years ago
- ☆15May 17, 2025Updated 9 months ago
- ☆45Jan 5, 2023Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Oct 26, 2025Updated 4 months ago
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- design and verification of asynchronous circuits☆43Updated this week
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Kakao Linux☆39May 30, 2025Updated 9 months ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- ☆34Feb 3, 2021Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 3 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Sep 26, 2022Updated 3 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- DVI PMOD adapter (HDMI connector)☆31Feb 2, 2021Updated 5 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- ☆14Apr 13, 2025Updated 10 months ago
- 3D games console based on RP2040 and iCE40 UP5k☆49Feb 14, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Feb 12, 2026Updated 2 weeks ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- AMD Generic Encapsulated Software Architecture Platform Security Processor Configuration Block manipulation library☆16Dec 18, 2025Updated 2 months ago