sylefeb / SilixelLinks
Exploring gate level simulation
☆58Updated 5 months ago
Alternatives and similar repositories for Silixel
Users that are interested in Silixel are comparing it to the libraries listed below
Sorting:
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 2 weeks ago
- An FPGA reverse engineering and documentation project☆58Updated this week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- CoreScore☆164Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆61Updated 5 months ago
- Industry standard I/O for Amaranth HDL☆29Updated last year
- A pipelined RISC-V processor☆62Updated last year
- The Critical Path - a rambly FPGA blog☆50Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Virtual Development Board☆62Updated 3 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Naive Educational RISC V processor☆89Updated last week
- Demo SoC for SiliconCompiler.☆61Updated last week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Doom classic port to lightweight RISC‑V☆97Updated 3 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆89Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago