fredrequin / fpga_1943
Verilog re-implementation of the famous CAPCOM arcade game
☆26Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for fpga_1943
- QQSPI Pmod-compatible 32MB PSRAM module☆14Updated last year
- ☆73Updated 2 weeks ago
- rtf8088☆10Updated 10 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- ☆15Updated 2 years ago
- Small microcoded 68000 verilog softcore☆50Updated 6 years ago
- Simple fixed-cycle SDRAM Controller☆25Updated 4 years ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆36Updated this week
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆30Updated last month
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Verilog sources for simple 6502 computer.☆23Updated 4 years ago
- RISC-V Playground on Nandland Go☆14Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆48Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Documentation and tools related to DECA FPGA board☆21Updated 9 months ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 11 months ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 4 years ago
- Test for video output using the ADV7513 chip on a de10 nano board☆49Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆25Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated last week
- A complete HDMI transmitter implementation in VHDL☆19Updated this week
- A System Verilog/FPGA implementation of the Gigatron project.☆16Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆13Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Minimig project example for FleaFPGA Ohm Experimenter Board☆25Updated 2 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆22Updated last year