Mini CPU design with JTAG UART support
☆21Jun 8, 2021Updated 4 years ago
Alternatives and similar repositories for jtag_uart_example
Users that are interested in jtag_uart_example are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- PS/2 keyboard/mouse converter for old Silicon Graphics computers.☆16Mar 27, 2025Updated 11 months ago
- Learn and build GPU RTL from scratch☆18Aug 1, 2025Updated 7 months ago
- ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor☆13Dec 13, 2021Updated 4 years ago
- A Python module to interact with an Intel JTAG UART☆18May 8, 2021Updated 4 years ago
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- Development Kit☆33Apr 23, 2019Updated 6 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆14Sep 13, 2018Updated 7 years ago
- ☆16Apr 17, 2021Updated 4 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- Repository for the rp2040_pmod board from controlpaths devices.☆22Jan 2, 2024Updated 2 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆18Feb 23, 2022Updated 4 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆87Apr 8, 2024Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Jan 14, 2021Updated 5 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Python GUI for UrJTAG library.☆22Aug 2, 2023Updated 2 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- PCXT by spark2k06 deMiSTified☆20Mar 22, 2024Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Mar 26, 2023Updated 2 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Arcade: Donkey Kong for MiSTer☆23Dec 9, 2025Updated 2 months ago