tomverbeure / jtag_uart_example
Mini CPU design with JTAG UART support
☆19Updated 3 years ago
Alternatives and similar repositories for jtag_uart_example:
Users that are interested in jtag_uart_example are comparing it to the libraries listed below
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- simple wishbone client to read buttons and write leds☆17Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆15Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year
- A SoC for DOOM☆17Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated 11 months ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Löwe FPGA Board☆12Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- CRUVI Standard Specifications☆18Updated 11 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago