tomverbeure / jtag_uart_exampleLinks
Mini CPU design with JTAG UART support
☆21Updated 4 years ago
Alternatives and similar repositories for jtag_uart_example
Users that are interested in jtag_uart_example are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆16Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- Portable HyperRAM controller☆63Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆84Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 3 years ago