tomverbeure / jtag_uart_example
Mini CPU design with JTAG UART support
☆20Updated 3 years ago
Alternatives and similar repositories for jtag_uart_example:
Users that are interested in jtag_uart_example are comparing it to the libraries listed below
- Simplified environment for litex☆14Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- ☆15Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 weeks ago
- Design a CPU in VHDL☆11Updated 3 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- ☆26Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago