tomverbeure / jtag_uart_exampleLinks
Mini CPU design with JTAG UART support
☆20Updated 4 years ago
Alternatives and similar repositories for jtag_uart_example
Users that are interested in jtag_uart_example are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ☆27Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- ☆16Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- simple wishbone client to read buttons and write leds☆18Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- CRUVI Standard Specifications☆19Updated last year