olofk / subservientLinks
Small SERV-based SoC primarily for OpenMPW tapeout
☆48Updated 4 months ago
Alternatives and similar repositories for subservient
Users that are interested in subservient are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- ☆38Updated 3 years ago
- ☆57Updated 6 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- RISC-V Nox core☆68Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- PicoRV☆43Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- ☆32Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ☆56Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- FPGA tool performance profiling☆102Updated last year
- ☆23Updated 5 months ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆62Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month