olofk / vidboLinks
Virtual Development Board
☆64Updated 4 years ago
Alternatives and similar repositories for vidbo
Users that are interested in vidbo are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated last week
- CoreScore☆171Updated last month
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Naive Educational RISC V processor☆92Updated 2 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- VHDL library 4 FPGAs☆182Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- ☆88Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- ☆42Updated 5 years ago
- FuseSoC standard core library☆150Updated 2 weeks ago
- Wishbone interconnect utilities☆43Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆75Updated last week
- PicoRV☆43Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago