olofk / vidboLinks
Virtual Development Board
☆62Updated 3 years ago
Alternatives and similar repositories for vidbo
Users that are interested in vidbo are comparing it to the libraries listed below
Sorting:
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated last week
- FPGA Odysseus with ULX3S☆68Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 3 months ago
- Naive Educational RISC V processor☆89Updated last week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- ☆34Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Board definitions for Amaranth HDL☆120Updated last month
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Small footprint and configurable SPI core☆45Updated last week
- CoreScore☆164Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- System on Chip toolkit for Amaranth HDL☆95Updated last year