splinedrive / kianFpgaPong
Basic Pong you can extend with rotary, sound, vga generator and autopilot
☆12Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for kianFpgaPong
- Demo projects for various Kintex FPGA boards☆47Updated 5 months ago
- Löwe FPGA Board☆12Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆27Updated 4 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆24Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Repository for the rp2040_pmod board from controlpaths devices.☆18Updated 10 months ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆46Updated last year
- fpga i2c rtc oled based clock with alarm supports buzzer☆14Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆92Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- RISC-V Playground on Nandland Go☆15Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 5 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆22Updated 4 months ago
- Documentation and tools related to DECA FPGA board☆21Updated 10 months ago
- ☆14Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆28Updated 7 months ago
- Riegel Computer☆17Updated last year
- DVI video out example for prjtrellis☆16Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- ☆31Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year