xunqianxun / liguoqi-rv64-cpuLinks
RISC-V 64 CPU
☆10Updated 2 years ago
Alternatives and similar repositories for liguoqi-rv64-cpu
Users that are interested in liguoqi-rv64-cpu are comparing it to the libraries listed below
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Updated 5 months ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- The official website of One Student One Chip project.☆10Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆18Updated 2 years ago
- ☆33Updated 2 months ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆12Updated 10 months ago
- ☆67Updated 3 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- ☆86Updated last month
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- CQU Dual Issue Machine☆36Updated 11 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- ☆22Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- Pick your favorite language to verify your chip.☆49Updated last week
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- ☆36Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- riscv32i-cpu☆18Updated 4 years ago
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆16Updated 8 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆20Updated 4 months ago
- This repo includes XiangShan's function units☆26Updated this week
- Spike with a coherence supported cache model☆13Updated 10 months ago