nvdla / simple_cpu
NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)
☆17Updated 6 years ago
Related projects: ⓘ
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆29Updated last month
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- ☆42Updated 2 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆32Updated 4 years ago
- The multi-core cluster of a PULP system.☆55Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆26Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆19Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆33Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- OpenDesign Flow Database☆15Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆74Updated 3 weeks ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆43Updated 3 weeks ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆38Updated 3 months ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- Repo for all activity related to the ODSA Bunch of Wires Specification☆23Updated 7 months ago
- Archives of SystemC from The Ground Up Book Exercises☆27Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆76Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆79Updated 5 years ago
- Network on Chip for MPSoC☆24Updated this week
- SystemVerilog modules and classes commonly used for verification☆42Updated 2 months ago
- Simple runtime for Pulp platforms☆33Updated 3 weeks ago