NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)
☆22Aug 23, 2018Updated 7 years ago
Alternatives and similar repositories for simple_cpu
Users that are interested in simple_cpu are comparing it to the libraries listed below
Sorting:
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Aug 23, 2018Updated 7 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Sep 30, 2019Updated 6 years ago
- Virtual Platform for NVDLA☆160Aug 23, 2018Updated 7 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- NVDLA Web Content☆44Feb 7, 2026Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Dec 4, 2019Updated 6 years ago
- HSA-Docs-AMD has been superseded by new ROCm Developer Focused Website.☆32Aug 20, 2016Updated 9 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆37Sep 25, 2019Updated 6 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Cross-platform Python client for the CodeReef.ai portal to manage portable workflows, reusable automation actions, software detection plu…☆11Mar 27, 2020Updated 5 years ago
- Framework for communicating with Scosche Rhythm24.☆13Mar 24, 2023Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- SiriusXM scraper + playlist generator☆11Apr 10, 2019Updated 6 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- R for UX Research☆20Jan 27, 2025Updated last year
- Javascript date parser☆11Dec 8, 2022Updated 3 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- Self Driving Car Convolutional Neural Network implementation using TensorFlow.☆10Jan 29, 2019Updated 7 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- A tool for reading, displaying and saving data from the NanoVNA☆11Jan 17, 2020Updated 6 years ago
- ☆11Apr 22, 2025Updated 10 months ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- The BlogDB Webservice☆12Feb 1, 2022Updated 4 years ago
- A sample Nodejs application to demonstrate Inutit Payment API's ( Support for both OAuth1.0 and OAuth2.0 )☆10Jul 30, 2021Updated 4 years ago
- Speeding up identifying which binaries with a SUID flag may lead to root access☆15Aug 26, 2024Updated last year
- Avoiding catastrophic failures in reinforcement learning by learning to shape rewards.☆10Nov 13, 2017Updated 8 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Feb 12, 2026Updated 2 weeks ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- annotated bibliography on approximate computing☆10Jan 16, 2016Updated 10 years ago
- ☆10Nov 8, 2019Updated 6 years ago