nvdla / simple_cpuLinks
NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)
☆22Updated 7 years ago
Alternatives and similar repositories for simple_cpu
Users that are interested in simple_cpu are comparing it to the libraries listed below
Sorting:
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 6 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Next generation CGRA generator☆118Updated this week
- ☆88Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Updated last year
- Falcon Merlin Compiler☆41Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Updated 7 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Updated 7 months ago
- ☆90Updated last month
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- Virtual Platform for NVDLA☆161Updated 7 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆57Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- CNN accelerator☆29Updated 8 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆146Updated last year