nvdla / simple_cpu
NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)
☆18Updated 6 years ago
Alternatives and similar repositories for simple_cpu:
Users that are interested in simple_cpu are comparing it to the libraries listed below
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated 5 months ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆21Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆29Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- The multi-core cluster of a PULP system.☆68Updated last week
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆34Updated 5 years ago
- Pulp virtual platform☆23Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- SRAM☆8Updated 4 years ago
- ☆41Updated this week
- ☆77Updated 2 years ago
- Virtual Platform for NVDLA☆141Updated 6 years ago
- Simple runtime for Pulp platforms☆40Updated this week
- ☆42Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- Network on Chip for MPSoC☆26Updated last month
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆85Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month