nvdla / qboxLinks
NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
☆24Updated 6 years ago
Alternatives and similar repositories for qbox
Users that are interested in qbox are comparing it to the libraries listed below
Sorting:
- QEMU libsystemctlm-soc co-simulation demos.☆149Updated last month
- Qbox☆56Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆105Updated this week
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Updated 11 years ago
- PCI Express controller model☆57Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 2 weeks ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- RISC-V Virtual Prototype☆43Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- ☆62Updated 4 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆25Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- ☆86Updated 3 years ago
- Archives of SystemC from The Ground Up Book Exercises☆31Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- ☆59Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- AIA IP compliant with the RISC-V AIA spec☆42Updated 4 months ago
- TLMu - Transaction Level eMulator☆33Updated 10 years ago
- SystemC training aimed at TLM.☆30Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago