nvdla / qbox
NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
☆20Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for qbox
- QEMU libsystemctlm-soc co-simulation demos.☆131Updated 5 months ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆15Updated 11 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆94Updated this week
- TLMu - Transaction Level eMulator☆33Updated 9 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆9Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- Virtual Platform for NVDLA☆139Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- PCI Express controller model☆45Updated 2 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- SoCRocket - Core Repository☆33Updated 7 years ago
- Qbox☆42Updated this week
- A modeling library with virtual components for SystemC and TLM simulators☆135Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- RISC-V Virtual Prototype☆36Updated 3 years ago
- RISC-V Nexus Trace TG documentation and reference code☆44Updated 2 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆89Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆80Updated 2 weeks ago
- ☆13Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆16Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago