nvdla / qboxLinks
NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)
☆29Updated 7 years ago
Alternatives and similar repositories for qbox
Users that are interested in qbox are comparing it to the libraries listed below
Sorting:
- QEMU libsystemctlm-soc co-simulation demos.☆159Updated 7 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆125Updated this week
- Qbox☆78Updated 2 weeks ago
- A modeling library with virtual components for SystemC and TLM simulators☆178Updated this week
- Virtual Platform for NVDLA☆159Updated 7 years ago
- PCI Express controller model☆71Updated 3 years ago
- RISC-V Virtual Prototype☆46Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Updated 12 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆72Updated last year
- RISC-V Virtual Prototype☆183Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆263Updated 7 months ago
- RISC-V Nexus Trace TG documentation and reference code☆56Updated last year
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- ☆51Updated this week
- ☆191Updated 2 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆89Updated 4 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆76Updated last month
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 4 years ago
- Learn systemC with examples☆125Updated 3 years ago