libCircuit is a C++ Library for EDA software development
☆19Sep 27, 2018Updated 8 years ago
Alternatives and similar repositories for libCircuit
Users that are interested in libCircuit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 8 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.☆18Feb 20, 2020Updated 6 years ago
- Primer Seek in RNA-Seq. Designs RT-PCR primers that validate alternative splicing events from RNA-Seq data.☆13Nov 27, 2016Updated 9 years ago
- ☆14Oct 10, 2016Updated 9 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Lightweight Chisel template☆13May 30, 2020Updated 6 years ago
- Octave and MATLAB toolbox for GDSII stream format☆76Mar 29, 2021Updated 5 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 7 years ago
- Python bindings for the Dynamic Animation and Robotics Toolkit☆16Oct 20, 2018Updated 7 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Repositorio donde realizar las entregas del tutorial de Electrónica digital para makers con FPGAs libres☆64Nov 30, 2024Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated last month
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- DynamicVINO is an open-source C++ library for establishing easy-to-use, extensible and scalable deep learning inference system for Intel…☆14Aug 21, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repo is "NTHU Parallel Programing" course project.☆10Dec 5, 2017Updated 8 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆17Oct 11, 2018Updated 7 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated 2 years ago
- FEMM & Matlab Simulation & TI C2000 DSP code for control of switched reluctance machine in Motor and Generator Mode☆13Sep 28, 2018Updated 8 years ago
- Realization of Lane Detection on CPU and implementation on FPGA using SDSOC and VIVADO. Key terms for used softwares: C++, OpenCV, xfOpe…☆21Apr 13, 2020Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- NTHU CS6135 VLSI實體設計自動化☆11Mar 12, 2022Updated 4 years ago
- 自建 chisel 工程模板☆16Jul 19, 2023Updated 3 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Curso de 35h sobre el diseño de sistemas digitales usando FPGAs libres, orientado para makers☆19Jul 4, 2017Updated 9 years ago
- Modbus block on FPGA☆14Jul 24, 2020Updated 6 years ago
- Instructions and packages for Zybo compatibility to Pynq☆16Dec 10, 2018Updated 7 years ago
- Demo Sources for Learning Spinal HDL☆17Dec 5, 2022Updated 3 years ago
- iTunes U browser for non-{Mac,Windows} operating systems☆24Oct 14, 2022Updated 3 years ago
- A fast, small, efficient pthreads based threadpool in c☆16Mar 2, 2021Updated 5 years ago