gh-code / libCircuitLinks
libCircuit is a C++ Library for EDA software development
☆18Updated 7 years ago
Alternatives and similar repositories for libCircuit
Users that are interested in libCircuit are comparing it to the libraries listed below
Sorting:
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Open Source Detailed Placement engine☆12Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Free open source EDA tools☆66Updated 6 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- A collection of core generators to use with FuseSoC☆17Updated last year
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Updated last year
- ☆56Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Updated 4 years ago
- OpenFPGA☆34Updated 7 years ago
- ☆95Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- BAG framework☆41Updated last year
- Framework Open EDA Gui☆73Updated last year
- ☆114Updated 5 years ago
- Example of how to use UVM with Verilator☆34Updated 2 months ago
- Parsing library for BLIF netlists☆19Updated last year
- ☆12Updated this week
- Open source process design kit for 28nm open process☆72Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year