yutxie/cpu-riscv external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

yutxie/cpu-riscv

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/yutxie/cpu-riscv)

Close

yutxie / cpu-riscvView on GitHubMore

• External links
• Readme badge

ACM Class 2017 Computer Architecture

☆10Jan 11, 2018Updated 8 years ago

Alternatives and similar repositories for cpu-riscv

Users that are interested in cpu-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• kzoacn / RISCV-CPU

  View on GitHub
  SJTU Computer Architecture(1) Hw
  ☆14Jan 12, 2018Updated 8 years ago
• jinningli / system2018-project1

  View on GitHub
  Fantasy Ptrace
  ☆23Mar 14, 2018Updated 8 years ago
• TimerChen / CPU_RISC-V

  View on GitHub
  My simple CPU designed on Basys3 with RISC-V standard.
  ☆11Jan 12, 2018Updated 8 years ago
• Engineev / math-notes

  View on GitHub
  ☆15Nov 24, 2018Updated 7 years ago
• dbindel / sjtu-summer2018

  View on GitHub
  Course material for "Numerical Methods for Data Science" (SJTU, summer 2018)
  ☆40Jul 6, 2018Updated 8 years ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• wu-qing-157 / RISCV-CPU

  View on GitHub
  A Homework for Computer Architecture at SJTU
  ☆14Jan 4, 2020Updated 6 years ago
• Engineev / compiler-offline-judge

  View on GitHub
  The offline version of acm-compiler-judge
  ☆13May 16, 2019Updated 7 years ago
• sxtyzhangzk / mips-cpu

  View on GitHub
  A MIPS CPU implemented in Verilog
  ☆75Sep 12, 2017Updated 9 years ago
• Engineev / quintet

  View on GitHub
  An implementation of the Raft consensus protocol.
  ☆14Aug 6, 2018Updated 8 years ago
• ACM-Class-2016 / probability-theory-lecture-notes

  View on GitHub
  Lecture notes of Probability Theory.
  ☆52Jun 20, 2018Updated 8 years ago
• abcdabcd987 / compiler2016

  View on GitHub
  Toy Compiler for Compiler 2016 Course
  ☆91May 18, 2016Updated 10 years ago
• chips-compilers-mlsys-21 / chips-compilers-mlsys-21.github.io

  View on GitHub
  ☆11Apr 5, 2021Updated 5 years ago
• shenyaming / riscv-fpga

  View on GitHub
  Share JTAG chain within RISCV core and Xilinx FPGA.
  ☆10Sep 17, 2019Updated 7 years ago
• saturn-lab / learn-TensorFlow

  View on GitHub
  Make Smart Things with TensorFlow
  ☆13Nov 30, 2019Updated 6 years ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• xuyifangreeneyes / mxcompiler

  View on GitHub
  Craft a toy compiler
  ☆10Aug 21, 2019Updated 7 years ago
• kevinhoang90 / softmax_rtl

  View on GitHub
  ☆11Nov 22, 2025Updated 11 months ago
• merrymercy / compiler2017

  View on GitHub
  A compiler for the course Compiler 2017 at ACM Class, SJTU.
  ☆81May 26, 2018Updated 8 years ago
• damdoy / simple_riscv_cpu

  View on GitHub
  Verilog implementation of a simple riscv cpu
  ☆19Oct 28, 2021Updated 5 years ago
• rggen / rggen-sv-rtl

  View on GitHub
  Common SystemVerilog RTL modules for RgGen
  ☆16Oct 14, 2026Updated 3 weeks ago
• brianchmiel / TransformCodingInference

  View on GitHub
  ☆11Nov 5, 2019Updated 7 years ago
• oscardhc / Compiler-Spider

  View on GitHub
  http://spider.oscardhc.com
  ☆13Jul 9, 2020Updated 6 years ago
• lmxyy / Computer-Architecture-Task-2

  View on GitHub
  Riscv32 CPU Project
  ☆96Jan 18, 2018Updated 8 years ago
• Zeba-Xie / Open-USB2.0-Device-Controller

  View on GitHub
  USB2.0 Device Controller IP Core
  ☆21Aug 18, 2023Updated 3 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• tudortimi / gradle-hdvl

  View on GitHub
  Family of Gradle plugins that provide support for hardware design and verification languages
  ☆10Updated this week
• CentML / lorafusion

  View on GitHub
  LoRAFusion: Efficient LoRA Fine-Tuning for LLMs
  ☆30Jul 2, 2026Updated 4 months ago
• comaniac / epoi

  View on GitHub
  Benchmark PyTorch Custom Operators
  ☆14Jul 6, 2023Updated 3 years ago
• divyanshusrivastava / dsp-matlab

  View on GitHub
  this repo contains matlab files associated with digital signal processing
  ☆10Dec 18, 2014Updated 11 years ago
• zs185024 / Traffic-prediction

  View on GitHub
  网络流量大小预测(基于Abilene数据库)
  ☆13Apr 10, 2020Updated 6 years ago
• Engineev / mocker

  View on GitHub
  A compiler for course Compiler 2019
  ☆16Jan 9, 2020Updated 6 years ago
• AlirezaAzadbakht / kernel-sharing

  View on GitHub
  Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing
  ☆16Mar 28, 2023Updated 3 years ago
• buttercutter / cordic

  View on GitHub
  A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
  ☆19May 29, 2017Updated 9 years ago
• jiazhihao / sosp19ae

  View on GitHub
  Artifacts for SOSP'19 paper Optimizing Deep Learning Computation with Automatic Generation of Graph Substitutions
  ☆21Apr 15, 2022Updated 4 years ago
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• NZWANG / CSC-Unet

  View on GitHub
  ☆13Mar 5, 2024Updated 2 years ago
• rabbitdeng / UNet-lanedetection-pytorch

  View on GitHub
  使用unet模型结构在Tusimple数据集上训练得到预测车道线的效果。
  ☆10Dec 27, 2021Updated 4 years ago
• Sharpiless / HAQ-for-Mobilenetv3-Quantization

  View on GitHub
  用于 MobileNetV3 在自定义数据集上的量化，模型压缩90%而精度几乎不受影响，论文：HAQ: Hardware-Aware Automated Quantization with Mixed Precision
  ☆20Jul 10, 2021Updated 5 years ago
• Engineev / ravel

  View on GitHub
  A RISC-V simulator
  ☆37Aug 27, 2023Updated 3 years ago
• cmu-catalyst / collage

  View on GitHub
  System for automated integration of deep learning backends.
  ☆47Aug 15, 2022Updated 4 years ago
• eda-lab / CNNAF-CNN-Accelerator

  View on GitHub
  CNN-Accelerator based on FPGA developed by verilog HDL.
  ☆11Jan 27, 2022Updated 4 years ago
• MaxMorning / Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDL

  View on GitHub
  Digital Logic Lecture Final Project in the first term of year 2020-21
  ☆11Jan 25, 2021Updated 5 years ago