Implementation of the CMAC keyed hash function using AES as block cipher.
☆18Apr 2, 2025Updated last year
Alternatives and similar repositories for cmac
Users that are interested in cmac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆471Dec 29, 2025Updated 10 months ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-…☆14Jul 11, 2023Updated 3 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- HTTP on FPGA☆11Apr 26, 2025Updated last year
- A Binary Ninja plugin providing a set of BinaryViews for loading Motorola SREC, Intel HEX, and TI-TXT "hex" files☆10Sep 5, 2024Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- IEEE Executive project for the year 2021-2022☆15Nov 22, 2022Updated 3 years ago
- A fast, deterministic, non-cryptographic hash for use in hash tables for Rust☆15Jan 12, 2021Updated 5 years ago
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- Verilog Language Extension for Visual Studio☆20Sep 8, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Vici VC8145 multimeter alternative software☆11Mar 2, 2019Updated 7 years ago
- Error message generator for state/token pairs.☆15Mar 7, 2014Updated 12 years ago
- pure-python C types packer/unpacker☆19Mar 1, 2020Updated 6 years ago
- 哈工大操作系统课程Lab实验☆15Mar 2, 2025Updated last year
- AES and AES-CMAC implementation.☆31Feb 25, 2024Updated 2 years ago
- Implementation of a pairing over a Barreto-Naehrig curve on top of OpenSSL.☆31Feb 2, 2016Updated 10 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The LLVM Project in your Browser☆22Oct 12, 2026Updated 2 weeks ago
- The Cybersecurity Specialization covers the fundamental concepts underlying the construction of secure systems, from the hardware to the …☆11Jan 6, 2024Updated 2 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Lectures on Computer Architecture☆14Apr 11, 2022Updated 4 years ago
- a metaprogramming language that compiles from types☆10Jun 26, 2024Updated 2 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 6 years ago