Implementation of the CMAC keyed hash function using AES as block cipher.
☆16Apr 2, 2025Updated last year
Alternatives and similar repositories for cmac
Users that are interested in cmac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python based library for K-line based ECU communication☆12Mar 6, 2019Updated 7 years ago
- Uboot for FriendlyARM NanoPi☆14Aug 8, 2015Updated 11 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆464Dec 29, 2025Updated 9 months ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- A lightweight Application Framework for Python powered by Dependency Injection☆21Apr 22, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Reference implementation of Curve25519 and Curve448 as specified in RFC7748☆10Jun 22, 2019Updated 7 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- A Binary Ninja plugin providing a set of BinaryViews for loading Motorola SREC, Intel HEX, and TI-TXT "hex" files☆10Sep 5, 2024Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆15Nov 22, 2022Updated 3 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Port of the Solax-Pocket USB to a generic ESP8266/ESP32.☆20Aug 14, 2023Updated 3 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The Cybersecurity Specialization covers the fundamental concepts underlying the construction of secure systems, from the hardware to the …☆10Jan 6, 2024Updated 2 years ago
- ☆16May 8, 2018Updated 8 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- A fast, deterministic, non-cryptographic hash for use in hash tables for Rust☆15Jan 12, 2021Updated 5 years ago
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 11 months ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- virtual keyboard kernel module☆29Jun 8, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16May 11, 2022Updated 4 years ago
- pure-python C types packer/unpacker☆19Mar 1, 2020Updated 6 years ago
- Reduced Embeddable More Or Less Tcl☆11Feb 6, 2025Updated last year
- AES and AES-CMAC implementation.☆31Feb 25, 2024Updated 2 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Jan 27, 2019Updated 7 years ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- Verilog Language Extension for Visual Studio☆20Sep 8, 2026Updated last month