zengchenglong / interview_digital_ICLinks
关于数字IC的笔试面试题
☆12Updated 5 years ago
Alternatives and similar repositories for interview_digital_IC
Users that are interested in interview_digital_IC are comparing it to the libraries listed below
Sorting:
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车,分为两个部分,控制器部分和小车部分,通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势,从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆21Updated 4 years ago
- Hardware implementation of HDR image producing algorithm☆16Updated 2 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Updated 4 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- 数字IC设计 学习笔记☆153Updated 3 years ago
- 使用FPGA制作机器人,并使用python建立上位机,FPGA机器人通过控制ESP8266通过WiFi进行无线通讯,来达到上位机控制FPGA机器人的目的☆23Updated 5 years ago
- A collection of great digital IC project/tutorial/website etc..☆119Updated 3 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆17Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆61Updated 6 years ago
- Verilog program☆15Updated 5 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 7 years ago
- A collection of possible interview questions for ASIC PD position☆22Updated 4 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆108Updated 2 years ago
- ☆149Updated last week
- FIR implemention with Verilog☆48Updated 6 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆25Updated 7 years ago
- ☆38Updated 6 years ago
- PYNQ学习资料☆164Updated 5 years ago
- ☆72Updated 5 years ago
- Collect some IC textbooks for learning.☆161Updated 3 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Updated 6 years ago
- ☆278Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆57Updated 2 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆18Updated 5 years ago
- ☆33Updated 11 months ago
- CPU Design Based on RISCV ISA☆121Updated last year