关于数字IC的笔试面试题
☆14Nov 17, 2019Updated 6 years ago
Alternatives and similar repositories for interview_digital_IC
Users that are interested in interview_digital_IC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of possible interview questions for ASIC PD position☆25Nov 12, 2020Updated 5 years ago
- 数字IC秋招项目、手撕代码☆42Apr 22, 2024Updated last year
- 数字IC设计 学习笔记☆162Jan 26, 2022Updated 4 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Digital Design verilog tricky problems having industry standards☆29Jul 30, 2020Updated 5 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆111Dec 15, 2021Updated 4 years ago
- Leaninig OpenCV 学习笔记，源码。☆11Nov 23, 2018Updated 7 years ago
- 数字IC验证案例（SV and UVM）☆27Apr 27, 2021Updated 4 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 6 years ago
- ☆14Sep 29, 2025Updated 5 months ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- 第三届FPGA创新大赛-加速视觉处理小组☆16Nov 25, 2019Updated 6 years ago
- Play a casual game of blackjack in the terminal. Written in Rust. 🂱🂫☆13Aug 22, 2022Updated 3 years ago
- ☆11Nov 24, 2023Updated 2 years ago
- Effective Functions for mixed model☆13Jul 10, 2024Updated last year
- ☆15Jul 5, 2017Updated 8 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 2 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- 5 stage pipeline, single cycle risc-V implementation☆30Mar 9, 2024Updated 2 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 5 years ago
- Collection of notes and resources I created for some of the classes I took at CMU.☆14Jul 6, 2021Updated 4 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- MCU Space Initialization☆28Nov 14, 2015Updated 10 years ago
- 重庆大学课程表导出工具，适用于新教务网☆10Sep 30, 2022Updated 3 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆23Apr 20, 2022Updated 3 years ago
- 流媒体技术视频教程：RTSP、RTMP、HLS、HTTP、EasyDarwin、live555、ffmpeg、图像识别、智能分析、编解码、流媒体传输、高性能服务器☆15Jun 16, 2016Updated 9 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- ucas course information for students majoring in computer architecture.☆12Jul 7, 2024Updated last year
- Gravity compensation examples using C++ API☆18Jul 3, 2024Updated last year
- Embedded System Software Interview Prep Code☆17Jan 24, 2026Updated 2 months ago
- My works for EE 569 - Digital Image Processing - Spring 2018 - Graduate Coursework at USC - Dr. C.-C. Jay Kuo☆52Jun 6, 2018Updated 7 years ago
- Coding every Saturday 5PM-8PM at Maker Space, HKUST (GZ)☆14Mar 1, 2024Updated 2 years ago
- ☆15May 30, 2021Updated 4 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago