zengchenglong / interview_digital_ICLinks
关于数字IC的笔试面试题
☆13Updated 5 years ago
Alternatives and similar repositories for interview_digital_IC
Users that are interested in interview_digital_IC are comparing it to the libraries listed below
Sorting:
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- Hardware implementation of HDR image producing algorithm☆16Updated 3 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车,分为两个部分,控制器部分和小车部分,通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势,从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Updated 4 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 10 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆102Updated 3 years ago
- 使用FPGA制作机器人,并使用python建立上位机,FPGA机器人通过控制ESP8266通过WiFi进行无线通讯,来达到上位机控制FPGA机器人的目的☆25Updated 5 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆25Updated 7 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆64Updated 6 years ago
- A collection of great digital IC project/tutorial/website etc..☆128Updated 3 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆18Updated last year
- 数字IC设计 学习笔记☆156Updated 3 years ago
- A collection of possible interview questions for ASIC PD position☆23Updated 4 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- FIR implemention with Verilog☆49Updated 6 years ago
- UVM/systemverilog/verilog/python VIM IDE☆16Updated 12 years ago
- AI Chip project☆31Updated 4 years ago
- AIChip 2021 project, NCKU☆17Updated 4 years ago
- ☆41Updated 4 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Updated 12 years ago
- Digital IC design and vlsi notes☆12Updated 5 years ago
- ☆33Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆149Updated 2 weeks ago