zengchenglong / interview_digital_IC
关于数字IC的笔试面试题
☆9Updated 5 years ago
Alternatives and similar repositories for interview_digital_IC
Users that are interested in interview_digital_IC are comparing it to the libraries listed below
Sorting:
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- A collection of possible interview questions for ASIC PD position☆19Updated 4 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车,分为两个部分,控制器部分和小车部分,通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势,从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- 数字IC设计 学习笔记☆135Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆85Updated 3 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Hardware implementation of HDR image producing algorithm☆16Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆148Updated 4 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆41Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- 为了学习UVM验证相关知识,需要动手尝试实际的项目。作为一个初学者,难以接触到实际的项目,于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中,挑选出一个简单的小设计,作为我的验证对象,并围绕它编写了UVM验证环境。☆24Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆106Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆179Updated last year
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- AXI协议规范中文翻译版☆149Updated 2 years ago
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- AXI Interconnect☆49Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆122Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆98Updated 7 years ago
- AXI总线连接器☆97Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago