zengchenglong / interview_digital_ICLinks
关于数字IC的笔试面试题
☆9Updated 5 years ago
Alternatives and similar repositories for interview_digital_IC
Users that are interested in interview_digital_IC are comparing it to the libraries listed below
Sorting:
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车,分为两个部分,控制器部分和小车部分,通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势,从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- Hardware implementation of HDR image producing algorithm☆16Updated 2 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- UVM实战随书源码☆51Updated 6 years ago
- 数字IC设计 学习笔记☆137Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆86Updated 3 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- A collection of possible interview questions for ASIC PD position☆19Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- 为了学习UVM验证相关知识,需要动手尝试实际的项目。作为一个初学者,难以接触到实际的项目,于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中,挑选出一个简单的小设计,作为我的验证对象,并围绕它编写了UVM验证环境。☆24Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆42Updated 3 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆16Updated last year
- Sample UVM code for axi ram dut☆33Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- Verilog program☆15Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- Simple AMBA VIP, Include axi/ahb/apb☆24Updated 11 months ago