yiwangchunyu / AI-RISCLinks
Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects
☆14Updated 4 years ago
Alternatives and similar repositories for AI-RISC
Users that are interested in AI-RISC are comparing it to the libraries listed below
Sorting:
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆53Updated 4 years ago
- ☆12Updated 5 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Updated 3 years ago
- A scalable Eyeriss model in SystemC.☆28Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Updated 5 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Updated 10 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- Voice Activity Detector based on MFCC features and DNN model☆23Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago