yiwangchunyu / AI-RISCLinks
Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects
☆14Updated 3 years ago
Alternatives and similar repositories for AI-RISC
Users that are interested in AI-RISC are comparing it to the libraries listed below
Sorting:
- ☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆49Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆19Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- syn script for DC Compiler☆13Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- ☆39Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆65Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆15Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- A scalable Eyeriss model in SystemC.☆27Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago