yiwangchunyu / AI-RISCLinks
Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects
☆14Updated 3 years ago
Alternatives and similar repositories for AI-RISC
Users that are interested in AI-RISC are comparing it to the libraries listed below
Sorting:
- ☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A scalable Eyeriss model in SystemC.☆28Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- ☆34Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆50Updated 4 years ago
- ☆15Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆19Updated 10 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆39Updated 4 years ago
- LSTM neural network (verilog)☆14Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- DMA controller for CNN accelerator☆13Updated 8 years ago
- Template for project1 TPU☆19Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆16Updated last year