IMPETUS-UdeS / rule4mlLinks
Resource Utilization and Latency Estimation for ML on FPGA.
☆15Updated last month
Alternatives and similar repositories for rule4ml
Users that are interested in rule4ml are comparing it to the libraries listed below
Sorting:
- NeuraLUT-Assemble☆40Updated last week
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆32Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 9 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆58Updated 5 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- ☆17Updated 3 months ago
- ☆72Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- ☆28Updated 5 months ago
- ☆23Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated 2 weeks ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆34Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆151Updated this week