Resource Utilization and Latency Estimation for ML on FPGA.
☆20Apr 11, 2026Updated 6 months ago
Alternatives and similar repositories for rule4ml
Users that are interested in rule4ml are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Legacy High Granularity Quantizarion 1 - Please use HGQ2 instead (https://github.com/calad0i/HGQ)☆40Mar 13, 2026Updated 7 months ago
- ☆18Oct 5, 2026Updated 3 weeks ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆19May 18, 2023Updated 3 years ago
- ☆13Jun 28, 2024Updated 2 years ago
- Distributed arithmetic optimization for quantized nn on FPGAs☆29Apr 15, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- ☆11Aug 11, 2025Updated last year
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆13Aug 23, 2024Updated 2 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆195Sep 1, 2026Updated 2 months ago
- Harmonic-NAS: Hardware-Aware Multimodal Neural Architecture Search on Resource-constrained Devices (ACML 2023)☆16May 7, 2024Updated 2 years ago
- TensorRT Acceleration for PyTorch Native Eager Mode Quantization Models☆17Jul 22, 2024Updated 2 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- CMS ML Documentation☆22Sep 24, 2026Updated last month
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Sep 28, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PyTorch model to RTL flow for low latency inference☆132Mar 15, 2024Updated 2 years ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆60Updated this week
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Nov 8, 2021Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆129Sep 6, 2026Updated last month
- Various utilities for the Brevitas (https://github.com/Xilinx/brevitas) framework for neural network quantization in PyTorch☆11Jan 16, 2026Updated 9 months ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 3 years ago
- ☆27Mar 1, 2024Updated 2 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- An FPGA-based neuromorphic processor designed and implemented using VHDL☆24Apr 30, 2026Updated 6 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 7 years ago
- ☆14Aug 24, 2026Updated 2 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆60Oct 21, 2026Updated 2 weeks ago
- ☆17Nov 24, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- [ICLR 2026] This is the hierarchical synthetic generation pipeline proposed in CircuitSense paper.☆17Jan 27, 2026Updated 9 months ago
- [ICLR 2021] HW-NAS-Bench: Hardware-Aware Neural Architecture Search Benchmark☆120Apr 18, 2023Updated 3 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆30Feb 16, 2024Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RestFrames: particle physics event analysis library☆11Dec 17, 2020Updated 5 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- ☆17Apr 11, 2025Updated last year
- Lorentz group equivariant autoencoders based on Lorentz Group Network☆11Jul 30, 2026Updated 3 months ago
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- Neural Architecture Codesign: A Model Optimization Toolkit for Physics☆15Jul 22, 2026Updated 3 months ago
- iSpy CMSSW Analyzers☆11Jul 30, 2026Updated 3 months ago