IMPETUS-UdeS / rule4mlLinks
Resource Utilization and Latency Estimation for ML on FPGA.
☆15Updated 3 weeks ago
Alternatives and similar repositories for rule4ml
Users that are interested in rule4ml are comparing it to the libraries listed below
Sorting:
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆32Updated 2 weeks ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 9 months ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 4 months ago
- ☆72Updated 2 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- ☆23Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆30Updated 9 months ago
- ☆11Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆8Updated 2 years ago
- ☆34Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆57Updated 4 months ago
- ☆58Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- ☆28Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆155Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆149Updated this week
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆36Updated 4 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year