IMPETUS-UdeS / rule4mlLinks
Resource Utilization and Latency Estimation for ML on FPGA.
☆15Updated 3 weeks ago
Alternatives and similar repositories for rule4ml
Users that are interested in rule4ml are comparing it to the libraries listed below
Sorting:
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆35Updated 2 months ago
- NeuraLUT-Assemble☆41Updated last month
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆72Updated 2 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 11 months ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆92Updated this week
- ☆35Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆52Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆65Updated 3 weeks ago
- ☆22Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- ☆29Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- ☆17Updated 5 months ago
- ☆59Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆37Updated 6 months ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago