IMPETUS-UdeS / rule4mlLinks
Resource Utilization and Latency Estimation for ML on FPGA.
☆15Updated this week
Alternatives and similar repositories for rule4ml
Users that are interested in rule4ml are comparing it to the libraries listed below
Sorting:
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆34Updated 2 months ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 4 months ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆34Updated 6 years ago
- ☆72Updated 2 years ago
- ☆60Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- NeuraLUT-Assemble☆41Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆17Updated 4 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 10 months ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- An FPGA Accelerator for Transformer Inference☆90Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- ☆37Updated 6 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆158Updated last month
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago