IMPETUS-UdeS / rule4mlLinks
Resource Utilization and Latency Estimation for ML on FPGA.
☆18Updated last week
Alternatives and similar repositories for rule4ml
Users that are interested in rule4ml are comparing it to the libraries listed below
Sorting:
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Updated 6 months ago
- ☆72Updated 2 years ago
- NeuraLUT-Assemble☆47Updated 5 months ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- ☆35Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 2 weeks ago
- An LSTM template and a few examples using Vivado HLS☆47Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆33Updated last year
- HLS implemented systolic array structure☆41Updated 8 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- ☆45Updated this week
- ☆22Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- ☆20Updated 8 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆180Updated last week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 6 months ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- ☆11Updated 3 years ago
- ☆26Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- ☆82Updated 3 weeks ago
- ☆65Updated 5 years ago