pphilippos / simodense
Simodense: a RISC-V softcore for custom SIMD instructions
☆13Updated 2 months ago
Alternatives and similar repositories for simodense:
Users that are interested in simodense are comparing it to the libraries listed below
- ☆40Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆84Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆86Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 2 months ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago
- ☆22Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆86Updated 5 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- (System)Verilog to Chisel translator☆109Updated 2 years ago
- ☆40Updated 4 years ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- ideas and eda software for vlsi design☆48Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- ☆15Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- ☆52Updated 2 years ago
- ☆33Updated 2 years ago
- A SystemVerilog source file pickler.☆54Updated 3 months ago