Simodense: a RISC-V softcore for custom SIMD instructions
☆17Aug 9, 2026Updated 2 months ago
Alternatives and similar repositories for simodense
Users that are interested in simodense are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆21Jun 14, 2026Updated 4 months ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- ☆11Nov 14, 2022Updated 3 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Mar 20, 2025Updated last year
- Manythread RISC-V overlay for FPGA clusters☆40Sep 16, 2025Updated last year
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- Main page☆35Feb 12, 2020Updated 6 years ago
- ☆11Jan 2, 2026Updated 9 months ago
- Izumi is an instruction pipeline visualizer for Onikiri2-Kanata format based on Konata.☆13Feb 6, 2026Updated 8 months ago
- A complete reimplementation of xv6 operating system (RISC-V) in Zig.☆14Oct 23, 2026Updated last week
- ☆23Dec 17, 2013Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Oct 23, 2026Updated last week
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 2 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- ☆23Mar 21, 2024Updated 2 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Difficult to use tools for making an NES ROM album from NSF files. Opposite polarity of EZNSF.☆14Feb 10, 2020Updated 6 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆53Oct 20, 2026Updated last week
- ☆11Aug 11, 2025Updated last year
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated 3 weeks ago
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- RTL for AXI over UCIe bridge.☆44Updated this week
- C/C++ Based SDR Library with dsp blocks☆16Aug 15, 2024Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆26Sep 26, 2024Updated 2 years ago
- A formal verification of Linear Temporal Logic in Coq☆23May 4, 2026Updated 5 months ago
- An RTL-level, Chipyard-compatible DRAM simulator model for high fidelity memory simulations.☆13Jan 4, 2026Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 9 months ago
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 4 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- ☆21Jun 9, 2023Updated 3 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week