pphilippos / simodense
Simodense: a RISC-V softcore for custom SIMD instructions
☆16Updated 5 months ago
Alternatives and similar repositories for simodense:
Users that are interested in simodense are comparing it to the libraries listed below
- ☆55Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Next generation CGRA generator☆111Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- The specification for the FIRRTL language☆53Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆97Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆73Updated this week
- ☆40Updated 4 months ago
- ☆43Updated 5 years ago
- ☆15Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆70Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆18Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆33Updated last month
- A tool for synthesizing Verilog programs☆76Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- ☆22Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆143Updated 2 weeks ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- The multi-core cluster of a PULP system.☆89Updated last week
- Floating point modules for CHISEL☆31Updated 10 years ago
- Simple runtime for Pulp platforms☆45Updated 3 weeks ago
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago