hsieh672 / SNN-Accelerator
A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The second layer is the hidden layer and has 100 neurons; the last layer is the output layer with 10 neurons.
☆9Updated last year
Related projects: ⓘ
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆19Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆33Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆50Updated last year
- A repository FPGA-friendly SNN models☆27Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- Spiking Neural Network RTL Implementation☆41Updated 3 years ago
- ☆12Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- ☆16Updated 3 years ago
- ☆21Updated 2 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆34Updated 7 months ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆14Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆152Updated 5 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆39Updated 10 months ago
- ☆12Updated this week
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆11Updated 2 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆30Updated 4 months ago
- ☆39Updated 7 months ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆10Updated 4 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆10Updated 5 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆12Updated 10 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆17Updated 11 months ago