hsieh672 / SNN-Accelerator
A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The second layer is the hidden layer and has 100 neurons; the last layer is the output layer with 10 neurons.
☆9Updated last year
Related projects ⓘ
Alternatives and complementary repositories for SNN-Accelerator
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆40Updated last year
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆16Updated last year
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆35Updated 9 months ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- ☆23Updated 2 years ago
- ☆13Updated 3 years ago
- ☆17Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆77Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆45Updated last year
- FPGA Design of a Spiking Neural Network.☆33Updated 6 months ago
- ☆41Updated 9 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆162Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 2 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆12Updated 4 years ago