Alternatives and similar repositories for SNN-Accelerator

Users that are interested in SNN-Accelerator are comparing it to the libraries listed below

• Minz9 / SNN-on-FPGA
  SNN on FPGA
  ☆10Updated 3 years ago
• oshears / SNN-FPGA-Implementation
  ☆19Updated 4 years ago
• ChFrenkel / tinyODIN
  tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆65Updated 2 years ago
• snagiri / CSE237D-PYNQ-SNN-Accelerator
  Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board
  ☆37Updated 6 years ago
• doitdodo / FPGA_Spiking_NN
  CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers
  ☆23Updated 5 years ago
• jerry-D / HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine
  HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…
  ☆59Updated 5 months ago
• yucanliu / VLSI_SNN
  A Spiking Neuron Network Project in Verilog Implementation
  ☆24Updated 7 years ago
• Intelligent-Microsystems-Lab / SNNQuantPrune
  Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"
  ☆11Updated 2 years ago
• oshears / fpga_snn_models
  A repository FPGA-friendly SNN models
  ☆33Updated 4 years ago
• jeshraghian / snn-accelerator
  ☆26Updated 3 years ago
• nikitabuzov / SpikingNeuralNet
  Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons
  ☆18Updated 5 years ago
• saunak1994 / CyNAPSEv11
  The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL
  ☆34Updated 5 years ago
• cepdnaclk / e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs
  This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…
  ☆21Updated last year
• CestSansImportance / SNN-FPGA
  Spiking Neural Network RTL Implementation
  ☆58Updated 4 years ago
• Marco-Winzker / Spiking_NN_RGB_FPGA
  FPGA Design of a Spiking Neural Network.
  ☆42Updated last year
• ChFrenkel / ReckOn
  ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
  ☆85Updated 3 years ago
• ChFrenkel / ODIN
  ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆189Updated 6 years ago
• metr0jw / Spiking-Neural-Network-on-FPGA
  FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch
  ☆76Updated last month
• SFU-HiAccel / SyncNN
  [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.
  ☆59Updated 4 years ago
• UA-RCL / RANC
  ☆48Updated last year
• rafamedina97 / FPGA_SNN_STDP
  FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks
  ☆38Updated 5 years ago
• edabk-hust / edabk_brain_soc
  A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …
  ☆56Updated last year
• arkhodamoradi / s2n2
  ☆17Updated 4 years ago
• Deepak42074 / SRAM_IMC_MPW8
  The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…
  ☆12Updated 2 years ago
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆39Updated last year
• eldrickm / wakey_wakey
  EE 272B - VLSI Design Project
  ☆13Updated 4 years ago
• Spiritator / FPGA_LeNet5_ws_8x8
  FPGA implement of 8x8 weight stationary systolic array DNN accelerator
  ☆12Updated 4 years ago
• coreylammie / TCAS-STDP
  IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures
  ☆25Updated 6 years ago
• XAli-SHX / FPGA-Implementation-of-Image-Processing-for-MNIST-Dataset-Based-on-CNN-Algorithm
  FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)
  ☆11Updated last year
• yuyuranium / FPGA-Project-2022-simple-tpu
  Systolic array based simple TPU for CNN on PYNQ-Z2
  ☆35Updated 3 years ago