A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The second layer is the hidden layer and has 100 neurons; the last layer is the output layer with 10 neurons.
☆17Sep 9, 2023Updated 3 years ago
Alternatives and similar repositories for SNN-Accelerator
Users that are interested in SNN-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jan 31, 2023Updated 3 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆147Aug 28, 2026Updated 2 months ago
- ☆34Jun 8, 2022Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆29Apr 5, 2018Updated 8 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆63Feb 10, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆74Feb 18, 2024Updated 2 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 11 months ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆41Jun 14, 2019Updated 7 years ago
- Update papers about the Accelerators for Spiking Neural Networks.☆21Mar 20, 2024Updated 2 years ago
- ☆21Apr 7, 2021Updated 5 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆241Apr 20, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Apr 12, 2024Updated 2 years ago
- A repository FPGA-friendly SNN models☆38Mar 24, 2021Updated 5 years ago
- ☆14Aug 24, 2026Updated 2 months ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Accelerating a DCNN (VGG16) with an FPGA by implementing GEMM convolutional Kernel on AWS F1 FPGA and integrate into Pytorch using C++ ex…☆10Jul 12, 2021Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆55May 15, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Repository code for the IJCNN 2021 paper "Learning from Event Cameras with Sparse Spiking Convolutional Neural Networks"☆22Aug 12, 2022Updated 4 years ago
- ☆15May 6, 2026Updated 5 months ago
- Local Implicit Wavelet Transformer for Arbitrary-Scale Super-Resolution☆12Nov 25, 2024Updated last year
- [ICASSP2022] RATE CODING OR DIRECT CODING: WHICH ONE IS BETTER FOR ACCURATE, ROBUST, and ENERGY-EFFICIENT SPIKING NEURAL NETWORKS☆20Sep 26, 2023Updated 3 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- Best of Both Worlds: Learning Arbitrary-scale Blind Super-Resolution via Dual Degradation Representations and Cycle-Consistency (WACV 202…☆13Nov 6, 2023Updated 2 years ago
- Intelligent-Computing-Lab-Panda / Exploring-Temporal-Information-Dynamics-in-Spiking-Neural-NetworksPyTorch Implementation of Exploring Temporal Information Dynamics in Spiking Neural Networks (AAAI23)☆32Nov 25, 2022Updated 3 years ago
- Optmization of the U-Net-based heart sound segmentation model for FPGA implementation☆11Apr 24, 2024Updated 2 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆226Nov 4, 2023Updated 3 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 6 months ago
- ☆23Sep 28, 2026Updated last month
- PyTorch implementation of SegBlocks: Towards Block-Based Adaptive Resolution Networks for Fast Segmentation (ECCV2020 Embedded Vision Wor…☆19Mar 31, 2023Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- 小赵的数字系统综合设计代码仓库，欢迎参考☆13Nov 12, 2022Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago