A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The second layer is the hidden layer and has 100 neurons; the last layer is the output layer with 10 neurons.
☆17Sep 9, 2023Updated 2 years ago
Alternatives and similar repositories for SNN-Accelerator
Users that are interested in SNN-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆130Jun 20, 2026Updated 2 weeks ago
- A Spiking Neuron Network Project in Verilog Implementation☆27Apr 5, 2018Updated 8 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 7 months ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆62Feb 10, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆71Feb 18, 2024Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 7 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆81Mar 30, 2023Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- ☆21Apr 7, 2021Updated 5 years ago
- Offical implementation of High-Performance Temporal Reversible Spiking Neural Networks with $O(L)$ Training Memory and $O(1)$ Inference C…☆23Feb 3, 2026Updated 5 months ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Apr 12, 2024Updated 2 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆227Apr 20, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆23Feb 16, 2024Updated 2 years ago
- Spiking Neural Network RTL Implementation☆69Jun 8, 2021Updated 5 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- FPGA Design of a Spiking Neural Network.☆52May 15, 2024Updated 2 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- ☆21Jun 26, 2026Updated last week
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 2 months ago
- A repository FPGA-friendly SNN models☆36Mar 24, 2021Updated 5 years ago
- Intelligent-Computing-Lab-Panda / Exploring-Temporal-Information-Dynamics-in-Spiking-Neural-NetworksPyTorch Implementation of Exploring Temporal Information Dynamics in Spiking Neural Networks (AAAI23)☆31Nov 25, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [CVPRW 2025] Learned Lightweight Smartphone ISP with Unpaired Data (PyTorch)☆25Jun 20, 2025Updated last year
- ☆19Feb 18, 2025Updated last year
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆213Nov 4, 2023Updated 2 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆38Sep 25, 2019Updated 6 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆29Jul 7, 2019Updated 7 years ago
- Advancing Spiking Neural Networks towards Deep Residual Learning☆64Apr 3, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- End to end framework to replace camera ISP with a deep learning model.☆16Jan 16, 2021Updated 5 years ago
- Offical implementation of "Efficient 3D Recognition with Event-driven Spike Sparse Convolution" (AAAI2025)☆28Jul 7, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 8 months ago
- Event camera dataset☆23Apr 16, 2020Updated 6 years ago
- Cloyster HPC is a turnkey HPC cluster solution with an user-friendly installer☆10Apr 16, 2026Updated 2 months ago
- ☆19Aug 11, 2022Updated 3 years ago