ncos / Xilinx-VerilogLinks
Zedboard projects
☆10Updated 9 years ago
Alternatives and similar repositories for Xilinx-Verilog
Users that are interested in Xilinx-Verilog are comparing it to the libraries listed below
Sorting:
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Updated 3 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 8 months ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Updated last year
- Network on Chip for MPSoC☆26Updated last month
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆21Updated 9 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- PCI bridge☆18Updated 10 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 5 years ago
- ☆18Updated 8 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- Generic AXI master stub☆19Updated 10 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago