ncos / Xilinx-VerilogLinks
Zedboard projects
☆11Updated 9 years ago
Alternatives and similar repositories for Xilinx-Verilog
Users that are interested in Xilinx-Verilog are comparing it to the libraries listed below
Sorting:
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆15Updated 5 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆15Updated last year
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Reusable image processing modules in SystemVerilog☆34Updated 8 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- SPI Master Core clone from OpenCores☆11Updated 12 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Verilog RTL Design☆45Updated 4 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆30Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- ☆26Updated 4 years ago
- ☆41Updated last year
- DMA Hardware Description with Verilog☆17Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year