ahirsharan / LSTMLinks
Single Long Short Term Memory (LSTM) cell : Verilog Implementation
☆31Updated 5 years ago
Alternatives and similar repositories for LSTM
Users that are interested in LSTM are comparing it to the libraries listed below
Sorting:
- LSTM neural network (verilog)☆13Updated 6 years ago
- ☆33Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- ☆65Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- ☆14Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- syn script for DC Compiler☆13Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- ☆27Updated 5 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago