ahirsharan / LSTMLinks
Single Long Short Term Memory (LSTM) cell : Verilog Implementation
☆31Updated 5 years ago
Alternatives and similar repositories for LSTM
Users that are interested in LSTM are comparing it to the libraries listed below
Sorting:
- LSTM neural network (verilog)☆15Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆55Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆35Updated 6 years ago
- ☆66Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆27Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆41Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆117Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆59Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago