ahirsharan / LSTMLinks
Single Long Short Term Memory (LSTM) cell : Verilog Implementation
☆32Updated 5 years ago
Alternatives and similar repositories for LSTM
Users that are interested in LSTM are comparing it to the libraries listed below
Sorting:
- LSTM neural network (verilog)☆14Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆34Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- ☆16Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- ☆14Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Updated 10 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago