lz1313 / BlockCIrculantRNN
BlockCIrculantRNN (LSTM and GRU) using TensorFlow
☆14Updated 6 years ago
Alternatives and similar repositories for BlockCIrculantRNN:
Users that are interested in BlockCIrculantRNN are comparing it to the libraries listed below
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- ☆14Updated 4 years ago
- Simulator for BitFusion☆94Updated 4 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- ☆14Updated last year
- ☆36Updated 5 years ago
- ☆69Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated 2 weeks ago
- This repository represents training examples for the CVPR 2018 paper "SYQ:Learning Symmetric Quantization For Efficient Deep Neural Netwo…☆31Updated 5 years ago
- Reproduction of WAGE in PyTorch.☆41Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Post-training sparsity-aware quantization☆34Updated last year
- ☆33Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆35Updated last year
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.☆54Updated 7 years ago
- ☆31Updated 4 years ago
- ☆12Updated last year
- Eyeriss chip simulator☆35Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆56Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆131Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week