siddhantladdha / analog_daddy
This library is an attempt to make transistor sizing for Analog design less painful.
☆17Updated last year
Alternatives and similar repositories for analog_daddy:
Users that are interested in analog_daddy are comparing it to the libraries listed below
- A python3 gm/ID starter kit☆47Updated 6 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆63Updated last year
- Advanced integrated circuits 2023☆30Updated last year
- ☆74Updated 2 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆132Updated 2 weeks ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Solve one design problem each day for a month☆40Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 9 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆65Updated last year
- Files for Advanced Integrated Circuits☆28Updated last week
- Circuit Automatic Characterization Engine☆47Updated last month
- A tiny Python package to parse spice raw data files.☆48Updated 2 years ago
- ☆11Updated 3 years ago
- Read Spectre PSF files☆58Updated 3 weeks ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- Gm over Id methodology☆19Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆150Updated 3 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆58Updated 4 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated this week
- KLayout technology files for Skywater SKY130☆39Updated last year
- Skywaters 130nm Klayout PDK☆23Updated last month
- Course material for a basic-level circuit design course using Xschem and ngspice☆88Updated this week
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Verilog-A simulation models☆65Updated 2 months ago
- BAG framework☆25Updated 2 months ago
- Custom IC Creator Simulation tools☆14Updated last week
- LAYout with Gridded Objects v2☆55Updated last month