siddhantladdha / analog_daddy
This library is an attempt to make transistor sizing for Analog design less painful.
☆14Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for analog_daddy
- A python3 gm/ID starter kit☆39Updated 2 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 8 months ago
- Circuit Automatic Characterization Engine☆45Updated last week
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆105Updated 8 months ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Advanced integrated circuits 2023☆29Updated 8 months ago
- Files for Advanced Integrated Circuits☆26Updated 3 weeks ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- Read Spectre PSF files☆51Updated this week
- ☆69Updated 2 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated this week
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆39Updated 4 months ago
- KLayout technology files for Skywater SKY130☆38Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated 3 weeks ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- Verilog-A simulation models☆53Updated last week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆41Updated 4 years ago
- Learning to do things with the Skywater 130nm process☆72Updated 4 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- A Python and SKILL Framework for Cadence Virtuoso☆33Updated 8 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆38Updated 3 weeks ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- Solve one design problem each day for a month☆38Updated last year
- Custom IC Creator Simulation tools☆10Updated last week
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago