Simple and most probably incomplete parser for spectre netlists
☆14Oct 4, 2016Updated 9 years ago
Alternatives and similar repositories for spectre_python
Users that are interested in spectre_python are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parsing and generating popular formats of circuit netlist☆42Dec 10, 2022Updated 3 years ago
- mojito☆13May 1, 2018Updated 8 years ago
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆31Jul 9, 2018Updated 8 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Circuit analysis environment for Python☆62Updated this week
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- PSF simulation data c++ library☆30Jan 14, 2024Updated 2 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆57Dec 13, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Analyzer and simulator of logic circuit☆15May 8, 2017Updated 9 years ago
- Scientific Bibliography System - A publication management system☆12May 1, 2023Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 6 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- Generador de un mapa de Colombia en SVG con D3.☆17Feb 17, 2014Updated 12 years ago
- This is a smith chart written in C++ (with GTK+3).☆13Nov 1, 2018Updated 7 years ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆62Dec 8, 2022Updated 3 years ago
- ☆10Sep 15, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Jul 28, 2026Updated last month
- ☆34Jun 23, 2023Updated 3 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Circuit simulator written in python☆99Jan 9, 2023Updated 3 years ago
- Open stadard cell library for open 28nm process☆17Jul 5, 2023Updated 3 years ago
- GDS to ASCII Converter☆21Jun 27, 2025Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- C++11 wrapper for NumPy, SciPy and Matplotlib using pybind11☆21Sep 14, 2018Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 7 months ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 5 years ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆31Jan 2, 2021Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆45Mar 2, 2022Updated 4 years ago