christophmuellerorg / spectre_pythonLinks
Simple and most probably incomplete parser for spectre netlists
☆15Updated 8 years ago
Alternatives and similar repositories for spectre_python
Users that are interested in spectre_python are comparing it to the libraries listed below
Sorting:
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- LAYout with Gridded Objects v2☆62Updated 2 months ago
- EDA physical synthesis optimization kit☆60Updated last year
- Python interface for Cadence Spectre☆15Updated 3 weeks ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Updated 10 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆58Updated 5 years ago
- Parsing and generating popular formats of circuit netlist☆35Updated 2 years ago
- Automatic generation of real number models from analog circuits☆43Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- BAG framework☆30Updated 8 months ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Interchange formats for chip design.☆31Updated 3 months ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆23Updated 7 years ago
- BAG framework☆41Updated last year
- liberty parser (For parsing IC timing lib file)☆63Updated 2 years ago
- Tools for working with circuits as graphs in python☆122Updated last year
- A LEF/DEF Utility.☆31Updated 6 years ago
- ☆25Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆40Updated last year