christophmuellerorg / spectre_pythonLinks
Simple and most probably incomplete parser for spectre netlists
☆14Updated 9 years ago
Alternatives and similar repositories for spectre_python
Users that are interested in spectre_python are comparing it to the libraries listed below
Sorting:
- Intel's Analog Detailed Router☆40Updated 6 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 4 years ago
- LAYout with Gridded Objects v2☆68Updated 6 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- A LEF/DEF Utility.☆33Updated 6 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆44Updated last month
- Automatic generation of real number models from analog circuits☆48Updated last year
- A Python and SKILL Framework for Cadence Virtuoso☆47Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Updated 10 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- Parsing and generating popular formats of circuit netlist☆39Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- Hardware Description Library☆88Updated 9 months ago
- Interchange formats for chip design.☆36Updated 2 weeks ago
- ☆95Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- BAG framework☆41Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆53Updated 2 weeks ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- ☆49Updated last year
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- Python interface for Cadence Spectre☆20Updated 5 months ago