christophmuellerorg / spectre_pythonLinks
Simple and most probably incomplete parser for spectre netlists
☆14Updated 9 years ago
Alternatives and similar repositories for spectre_python
Users that are interested in spectre_python are comparing it to the libraries listed below
Sorting:
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- Python interface for Cadence Spectre☆21Updated 6 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14Updated 11 years ago
- Automatic generation of real number models from analog circuits☆48Updated last year
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Updated 10 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- LAYout with Gridded Objects☆32Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated 2 weeks ago
- ☆95Updated 6 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- ☆26Updated 4 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- Parsing and generating popular formats of circuit netlist☆39Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆70Updated this week
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Updated 5 years ago
- ☆33Updated 6 years ago
- BAG framework☆31Updated last year
- A Python and SKILL Framework for Cadence Virtuoso☆49Updated last month
- Hardware Description Library☆88Updated last week
- Interchange formats for chip design.☆36Updated this week
- Delay Calculation ToolKit☆32Updated 3 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- ☆50Updated last year