christophmuellerorg / spectre_pythonLinks
Simple and most probably incomplete parser for spectre netlists
☆15Updated 8 years ago
Alternatives and similar repositories for spectre_python
Users that are interested in spectre_python are comparing it to the libraries listed below
Sorting:
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Parsing and generating popular formats of circuit netlist☆35Updated 2 years ago
- LAYout with Gridded Objects v2☆59Updated last month
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Interchange formats for chip design.☆31Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆121Updated 2 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Updated 10 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆26Updated 3 weeks ago
- BAG framework☆41Updated last year
- EDA physical synthesis optimization kit☆60Updated last year
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 5 years ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆20Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- ☆25Updated 4 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆38Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆16Updated 2 years ago
- Python interface for Cadence Spectre☆15Updated last week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 3 years ago
- ☆45Updated last year
- Hardware Description Library☆81Updated 3 months ago
- Files for Advanced Integrated Circuits☆29Updated 2 months ago