Alternatives and similar repositories for spectre_python:

Users that are interested in spectre_python are comparing it to the libraries listed below

• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆34Updated 5 years ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆24Updated 2 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆55Updated 2 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆53Updated this week
• ucb-art / bag
  BAG framework
  ☆25Updated 3 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆37Updated 2 years ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆19Updated last year
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆11Updated last month
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆48Updated 2 years ago
• sethupathib / vsdGraphExtractor
  This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
  ☆22Updated 4 years ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆31Updated 9 years ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆46Updated 4 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆42Updated this week
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆34Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆58Updated last month
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆32Updated 2 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 4 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆65Updated 2 months ago
• ABKGroup / PROBE3.0
  ☆42Updated 11 months ago
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆15Updated 4 years ago
• das-dias / novaad
  An EDA tool for automatic device sizing using Gm/Id method.
  ☆12Updated 6 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆29Updated this week
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆47Updated 6 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated last month
• The-OpenROAD-Project / asap7_pdk_r1p7
  ☆15Updated 8 months ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator
  SMT-based-STDCELL-Layout-Generator
  ☆17Updated 3 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago