Alternatives and similar repositories for spectre_python

Users that are interested in spectre_python are comparing it to the libraries listed below

• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆40Updated 5 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆38Updated 3 years ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆126Updated 2 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆66Updated 5 months ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆32Updated 10 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆41Updated 4 months ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆14Updated 11 years ago
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆18Updated 4 months ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆58Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 2 years ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆63Updated last week
• sethupathib / vsdGraphExtractor
  This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.
  ☆27Updated 4 years ago
• aolofsson / IDEA
  ☆33Updated 5 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 7 months ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆32Updated 3 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆63Updated 2 years ago
• ucb-art / bag
  BAG framework
  ☆30Updated 11 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 8 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆59Updated 5 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆47Updated last year
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆127Updated 2 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆69Updated last week
• ABKGroup / PROBE3.0
  ☆49Updated last year
• cogenda / VA-BSIM48
  Verilog-A implementation of MOSFET model BSIM4.8
  ☆14Updated 6 years ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆20Updated 5 months ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆51Updated 5 years ago