christophmuellerorg / spectre_python

Related projects ⓘ

Alternatives and complementary repositories for spectre_python

• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆37Updated 5 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆34Updated last year
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆27Updated 9 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆52Updated last month
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆24Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆53Updated last week
• AyarLabs / ACG
  Arbitrary Cell Generator enables parametrized grid-free circuit layout creation
  ☆13Updated 4 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆51Updated 7 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆29Updated 4 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated 3 months ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆51Updated this week
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆20Updated 5 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆54Updated 4 years ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆57Updated 4 months ago
• analogdevicesinc / vampyre
  ☆17Updated 7 months ago
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆9Updated last week
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆28Updated last year
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆38Updated last year
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆38Updated 3 weeks ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆49Updated last week
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆26Updated 4 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆43Updated last year
• ABKGroup / RosettaStone
  ☆22Updated 2 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 2 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆45Updated last week
• ucb-art / bag
  BAG framework
  ☆21Updated 3 months ago
• The-OpenROAD-Project / OpenRCX
  ☆19Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago