☆24Dec 8, 2021Updated 4 years ago
Alternatives and similar repositories for asic_labs_fa21
Users that are interested in asic_labs_fa21 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BAG (BAG AMS Generator) Primitives Library for SKY130☆21May 16, 2023Updated 3 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆28Jan 2, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- ☆25Oct 18, 2022Updated 3 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- ☆17Sep 16, 2022Updated 3 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆25Aug 12, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆72May 13, 2026Updated 2 weeks ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 3 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆18Apr 28, 2026Updated last month
- This is for uvm_tb_gen☆53Feb 13, 2025Updated last year
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- ☆29Sep 3, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 11 months ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆12Oct 20, 2021Updated 4 years ago
- Converts GDSII files to STL files.☆43Dec 12, 2023Updated 2 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Velocity Measurement by Doppler Radar implemented on Matlab☆12Nov 24, 2017Updated 8 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- ☆10Mar 2, 2021Updated 5 years ago
- This repository contains all the lab and project code solutions for the CS61C Fall 2020 course, along with detailed comments. 这个仓库包含了 C…☆29Aug 16, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal and interpretable Brian2 based DYNAP neuromorphic processor simulator for educational purposes.☆12Jun 23, 2022Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- Vector Fitting☆15Apr 7, 2022Updated 4 years ago
- ☆10Apr 25, 2022Updated 4 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago