EECS150 / asic_labs_fa21View external linksLinks
☆24Dec 8, 2021Updated 4 years ago
Alternatives and similar repositories for asic_labs_fa21
Users that are interested in asic_labs_fa21 are comparing it to the libraries listed below
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 10 months ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆11Apr 21, 2023Updated 2 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Jan 2, 2021Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 10 months ago
- ☆38Jul 11, 2022Updated 3 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 15 years ago
- ☆19Oct 28, 2024Updated last year
- ☆17Nov 4, 2024Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆48Dec 6, 2020Updated 5 years ago
- Converts GDSII files to STL files.☆42Dec 12, 2023Updated 2 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- ☆26Sep 3, 2025Updated 5 months ago
- LAYout with Gridded Objects v2☆68Jun 22, 2025Updated 7 months ago
- ☆30Aug 19, 2019Updated 6 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Aug 12, 2022Updated 3 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Jun 29, 2024Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 6 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- ☆33Jul 28, 2020Updated 5 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Oct 18, 2018Updated 7 years ago