EECS150 / asic_labs_fa21Links
☆23Updated 3 years ago
Alternatives and similar repositories for asic_labs_fa21
Users that are interested in asic_labs_fa21 are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- ☆43Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- ☆183Updated 4 years ago
- SRAM☆22Updated 5 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆92Updated last year
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆31Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Open source process design kit for 28nm open process☆67Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆78Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- LAYout with Gridded Objects v2☆65Updated 5 months ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated last week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆23Updated 4 years ago
- Home of the open-source EDA course.☆49Updated 5 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 7 months ago