Alternatives and similar repositories for pcell

Users that are interested in pcell are comparing it to the libraries listed below

• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆34Updated 2 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆53Updated last week
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆16Updated 15 years ago
• zwh42 / KLayout-PyMacros
  Python library for KLayout (https://www.klayout.de/)
  ☆24Updated 5 years ago
• mabrains / caravel_analog_rf
  Analog and RF blocks on Skywaters 130nm
  ☆11Updated 2 years ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆20Updated this week
• MatBucher / ekv3model
  ☆18Updated last year
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆62Updated last month
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆29Updated last week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆71Updated 4 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆52Updated 2 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆43Updated last week
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆28Updated last week
• mabrains / gdsfactory-generic-pdk
  Generic Process Design Kit for Gdsfactory
  ☆20Updated last year
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆27Updated 2 years ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆20Updated 2 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• klayoutmatthias / calibre2klayout
  A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file
  ☆13Updated 6 years ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year
• henjo / pycds
  Python interface to Cadence Virtuoso data
  ☆14Updated 11 years ago
• klayoutmatthias / si4all
  A fake "technology" to play with
  ☆18Updated 3 years ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆105Updated last week
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆34Updated 5 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆47Updated 8 months ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 9 months ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆23Updated 6 years ago