taoyilee / pcellLinks
pcells for various magnetic passive devices (GPL v3)
☆12Updated 12 years ago
Alternatives and similar repositories for pcell
Users that are interested in pcell are comparing it to the libraries listed below
Sorting:
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆52Updated 10 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆28Updated 2 years ago
- Analog and RF blocks on Skywaters 130nm☆11Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆71Updated this week
- Primitives for GF180MCU provided by GlobalFoundries.☆12Updated 7 months ago
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- ☆19Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- Python script to convert image files to GDSII files☆70Updated 11 months ago
- An innovative Verilog-A compiler - reloaded☆37Updated 3 weeks ago
- Verilog-A simulation models☆92Updated 3 months ago
- A simple but powerful Python package for creating photolithography masks in the GDSII format.☆95Updated 2 years ago
- How to correctly write a flicker-noise model for RF simulation.☆24Updated 4 months ago
- Cadence Virtuoso Design Management System☆36Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 3 years ago
- Read Spectre PSF files☆72Updated 2 months ago
- Parasitic Extraction for KLayout☆39Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆60Updated this week
- Silicon Photonics measurement data on manufacturing variability☆16Updated 5 years ago
- Generic Process Design Kit for Gdsfactory☆21Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- GDSII manipulation library☆17Updated last month
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Converts GDSII files to STL files.☆42Updated 2 years ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆46Updated 5 years ago
- A fake "technology" to play with☆19Updated 4 years ago
- ADMS is a code generator for some of Verilog-A☆103Updated 3 years ago
- Python package for IBIS-AMI model development and testing☆33Updated this week
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆65Updated last year