taoyilee / pcell
pcells for various magnetic passive devices (GPL v3)
☆12Updated 11 years ago
Alternatives and similar repositories for pcell:
Users that are interested in pcell are comparing it to the libraries listed below
- Reads a Cadence techfile into KLayout and produces layer properties from it☆23Updated last year
- ☆17Updated 9 months ago
- A fake "technology" to play with☆17Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated this week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆52Updated 7 years ago
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆42Updated 9 years ago
- This library is a low level parser for the OpenAccess file format.☆13Updated 7 years ago
- Cadence Virtuoso Design Management System☆33Updated 2 years ago
- Generic Process Design Kit for Gdsfactory☆17Updated 8 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Python package for IBIS-AMI model development and testing☆27Updated 2 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 6 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆102Updated 2 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆27Updated 4 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆16Updated 14 years ago
- Python interface to Cadence Virtuoso data☆14Updated 11 years ago
- skywater 130nm pdk☆26Updated 3 months ago
- ☆22Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 6 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆39Updated this week
- Connect Cadence Virtuoso to a Python client using sockets.☆15Updated 4 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Updated 4 years ago
- BAG framework☆40Updated 5 months ago
- Jupyter kernel for Cadence SKILL☆22Updated 7 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated last year
- Converts GDSII files to STL files.☆36Updated last year
- A tiny Python package to parse spice raw data files.☆45Updated 2 years ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆22Updated 5 years ago