taoyilee / pcellLinks
pcells for various magnetic passive devices (GPL v3)
☆12Updated 12 years ago
Alternatives and similar repositories for pcell
Users that are interested in pcell are comparing it to the libraries listed below
Sorting:
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- ☆19Updated last year
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆27Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- A fake "technology" to play with☆19Updated 3 years ago
- Analog and RF blocks on Skywaters 130nm☆11Updated 3 years ago
- Parasitic Extraction for KLayout☆32Updated 2 weeks ago
- An innovative Verilog-A compiler☆33Updated this week
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆50Updated 10 years ago
- Converts GDSII files to STL files.☆40Updated last year
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Verilog-A simulation models☆89Updated last month
- Cadence Virtuoso Design Management System☆36Updated 3 years ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆44Updated 5 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Updated 4 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- ☆22Updated 4 years ago
- ☆17Updated 3 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- Interchange formats for chip design.☆36Updated 6 months ago
- How to correctly write a flicker-noise model for RF simulation.☆23Updated 2 months ago
- BAG framework☆41Updated last year
- Online viewer of Xschem schematic files☆27Updated 11 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆53Updated this week
- ADMS is a code generator for some of Verilog-A☆102Updated 3 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆117Updated 3 weeks ago
- A python3 gm/ID starter kit☆56Updated 3 months ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Updated 7 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆144Updated 2 weeks ago