curtisma / VirtuosoToolboxMatlab
MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
☆28Updated 7 years ago
Alternatives and similar repositories for VirtuosoToolboxMatlab:
Users that are interested in VirtuosoToolboxMatlab are comparing it to the libraries listed below
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆62Updated 10 months ago
- Read Spectre PSF files☆56Updated 3 months ago
- A python3 gm/ID starter kit☆46Updated 5 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆42Updated 4 years ago
- BAG framework☆24Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆76Updated 8 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- Advanced integrated circuits 2023☆30Updated 11 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 8 months ago
- Cadence Virtuoso Design Management System☆33Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆118Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 5 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆34Updated 11 months ago
- A tiny Python package to parse spice raw data files.☆46Updated 2 years ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆17Updated last year
- Solve one design problem each day for a month☆39Updated 2 years ago
- Python interface to Cadence Virtuoso data☆14Updated 11 years ago
- Verilog-A simulation models☆64Updated last month
- ☆73Updated last month