phonon / sar-adc-metastabilityLinks
Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"
☆11Updated 3 years ago
Alternatives and similar repositories for sar-adc-metastability
Users that are interested in sar-adc-metastability are comparing it to the libraries listed below
Sorting:
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆156Updated this week
- A python3 gm/ID starter kit☆51Updated 11 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆208Updated 2 weeks ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆168Updated 8 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Read Spectre PSF files☆65Updated last week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆160Updated last week
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 6 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- Advanced integrated circuits 2023☆30Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆46Updated last month
- BAG framework☆30Updated 7 months ago
- A Python and SKILL Framework for Cadence Virtuoso☆40Updated last year
- An EDA tool for automatic device sizing using Gm/Id method.☆14Updated 10 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- ☆84Updated 6 months ago
- Solve one design problem each day for a month☆44Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆31Updated 6 years ago
- ☆83Updated last week
- Gm over Id methodology☆26Updated 3 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago