TinyTapeout / xschem-viewer
Online viewer of Xschem schematic files
☆20Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for xschem-viewer
- submission repository for efabless mpw6 shuttle☆30Updated 9 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆37Updated 3 months ago
- Files for Advanced Integrated Circuits☆25Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Skywaters 130nm Klayout PDK☆19Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 8 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- ☆29Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 3 months ago
- Completed LDO Design for Skywaters 130nm☆14Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- ☆11Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- ☆39Updated 2 years ago
- ☆22Updated this week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆21Updated last year
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Generate symbols from HDL components/modules☆20Updated last year
- Design of LDO using open source SKY130PDK☆9Updated 2 months ago