SudeepGopavaram / Automating_Analog_Layout_Using_Python_Package_GLayoutLinks
This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLayout
☆13Updated last year
Alternatives and similar repositories for Automating_Analog_Layout_Using_Python_Package_GLayout
Users that are interested in Automating_Analog_Layout_Using_Python_Package_GLayout are comparing it to the libraries listed below
Sorting:
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- ☆333Updated 2 weeks ago
- awesome-Analog-IC-Design-Automation☆44Updated 2 years ago
- Machine Generated Analog IC Layout☆265Updated last year
- Read Spectre PSF files☆71Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆112Updated 2 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆53Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- A seamless python to Cadence Virtuoso Skill interface☆249Updated 11 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆175Updated 3 months ago
- ☆72Updated 2 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated last week
- ☆159Updated 3 years ago
- ☆49Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆173Updated 5 months ago
- Gm over Id methodology☆35Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆24Updated 2 weeks ago
- Reinforcement learning assisted analog layout design flow.☆26Updated last year
- ☆117Updated last week
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆200Updated 3 weeks ago
- Verilog-A simulation models☆91Updated 2 months ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆47Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated this week
- ☆85Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆79Updated last year