SudeepGopavaram / Automating_Analog_Layout_Using_Python_Package_GLayoutLinks
This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLayout
☆13Updated last year
Alternatives and similar repositories for Automating_Analog_Layout_Using_Python_Package_GLayout
Users that are interested in Automating_Analog_Layout_Using_Python_Package_GLayout are comparing it to the libraries listed below
Sorting:
- LAYout with Gridded Objects v2☆67Updated 6 months ago
- ☆328Updated last week
- awesome-Analog-IC-Design-Automation☆44Updated 2 years ago
- Gm over Id methodology☆34Updated 3 years ago
- ☆69Updated 2 months ago
- Machine Generated Analog IC Layout☆263Updated last year
- A seamless python to Cadence Virtuoso Skill interface☆244Updated 10 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆51Updated last week
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆109Updated last month
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆21Updated 4 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- ☆158Updated 3 years ago
- Python script to convert image files to GDSII files☆68Updated 10 months ago
- Read Spectre PSF files☆69Updated 2 weeks ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated last week
- A python3 gm/ID starter kit☆58Updated last week
- Reinforcement learning assisted analog layout design flow.☆26Updated last year
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- BAG framework☆31Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 4 months ago
- ☆49Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆172Updated 2 months ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Updated 3 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆78Updated 11 months ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆28Updated last week
- Verilog-A simulation models☆90Updated 2 months ago
- ☆83Updated 11 months ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆46Updated last year