BUAA-CI-LAB / Literatures-on-SRAM-based-CIMLinks
A reading list for SRAM-based Compute-In-Memory (CIM) research.
☆84Updated 4 months ago
Alternatives and similar repositories for Literatures-on-SRAM-based-CIM
Users that are interested in Literatures-on-SRAM-based-CIM are comparing it to the libraries listed below
Sorting:
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 7 months ago
- a Computing In Memory emULATOR framework☆14Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- ☆119Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆95Updated 8 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆112Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- A list of our chiplet simulaters☆41Updated 3 months ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆64Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆175Updated 10 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆165Updated last year
- An integrated CGRA design framework☆91Updated 6 months ago
- IC implementation of Systolic Array for TPU☆282Updated 11 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- Collection of kernel accelerators optimised for LLM execution☆24Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago