BUAA-CI-LAB / Literatures-on-SRAM-based-CIM
A reading list for SRAM-based Compute-In-Memory (CIM) research.
☆42Updated last month
Alternatives and similar repositories for Literatures-on-SRAM-based-CIM:
Users that are interested in Literatures-on-SRAM-based-CIM are comparing it to the libraries listed below
- A collection of research papers on SRAM-based compute-in-memory architectures.☆24Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆72Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last week
- An integrated CGRA design framework☆85Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆43Updated 3 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆46Updated this week
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆39Updated 4 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆135Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- 关于移植模型至gemmini的文档☆17Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year
- ☆20Updated 5 months ago
- ☆33Updated last week
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- ☆98Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- A co-design architecture on sparse attention☆48Updated 3 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆16Updated 8 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆57Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆27Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆75Updated 5 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆61Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆17Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆59Updated 9 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated last week