BUAA-CI-LAB / Literatures-on-SRAM-based-CIMLinks
A reading list for SRAM-based Compute-In-Memory (CIM) research.
☆75Updated 2 months ago
Alternatives and similar repositories for Literatures-on-SRAM-based-CIM
Users that are interested in Literatures-on-SRAM-based-CIM are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- a Computing In Memory emULATOR framework☆13Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆83Updated 6 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆113Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆159Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆155Updated 2 weeks ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆170Updated 8 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- An integrated CGRA design framework☆90Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆27Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 5 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆183Updated last year
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆20Updated 9 years ago
- A list of our chiplet simulaters☆33Updated last month