BUAA-CI-LAB / Literatures-on-SRAM-based-CIM
A reading list for SRAM-based Compute-In-Memory (CIM) research.
☆27Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for Literatures-on-SRAM-based-CIM
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆53Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆28Updated last month
- A collection of research papers on SRAM-based compute-in-memory architectures.☆22Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 10 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- ☆30Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 3 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- eyeriss-chisel3☆38Updated 2 years ago
- ☆45Updated 8 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆84Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆27Updated 7 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- gem5 repository to study chiplet-based systems☆64Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆123Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆47Updated 3 weeks ago
- IC implementation of Systolic Array for TPU☆148Updated 3 weeks ago
- ☆45Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆38Updated this week
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆111Updated last year
- ☆60Updated 5 years ago
- RTL implementation of Flex-DPE.☆90Updated 4 years ago
- ☆24Updated 6 months ago