BUAA-CI-LAB / Literatures-on-SRAM-based-CIMLinks
A reading list for SRAM-based Compute-In-Memory (CIM) research.
☆103Updated last month
Alternatives and similar repositories for Literatures-on-SRAM-based-CIM
Users that are interested in Literatures-on-SRAM-based-CIM are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- ☆123Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆169Updated last month
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆187Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆174Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 5 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆120Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆108Updated 10 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 6 months ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆108Updated 8 months ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆109Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Updated 4 years ago
- ☆20Updated last year