BUAA-CI-LAB / Literatures-on-SRAM-based-CIMLinks
A reading list for SRAM-based Compute-In-Memory (CIM) research.
☆113Updated 2 months ago
Alternatives and similar repositories for Literatures-on-SRAM-based-CIM
Users that are interested in Literatures-on-SRAM-based-CIM are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆126Updated 5 months ago
- ☆124Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆152Updated 8 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆116Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆175Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆188Updated last year
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆179Updated last year
- IC implementation of Systolic Array for TPU☆319Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆21Updated 9 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆222Updated last year
- Verilog implementation of Softmax function☆77Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 2 years ago
- ☆29Updated 2 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆196Updated 8 years ago
- IC implementation of TPU☆144Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago