horizon-research / imagenLinks
☆8Updated 5 months ago
Alternatives and similar repositories for imagen
Users that are interested in imagen are comparing it to the libraries listed below
Sorting:
- ☆28Updated 3 years ago
- ☆77Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆85Updated 3 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆28Updated 2 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆89Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆45Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆42Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- ☆49Updated 3 years ago
- ☆33Updated 2 months ago
- PIMeval simulator and PIMbench suite☆32Updated last week
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- ☆41Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated last week
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆33Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- PUMA Compiler☆29Updated 5 years ago
- ☆33Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 10 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆32Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated last month
- ☆35Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆57Updated 4 months ago