neurosim / NeuroSimLinks
Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected here and not in the old repositories.
☆52Updated last month
Alternatives and similar repositories for NeuroSim
Users that are interested in NeuroSim are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated 3 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆68Updated 2 weeks ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆153Updated last year
- ☆61Updated 2 weeks ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆69Updated last year
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆168Updated 7 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆66Updated 2 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆166Updated 3 months ago
- a Computing In Memory emULATOR framework☆11Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆59Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆63Updated 5 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆31Updated 5 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆206Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- Spiking Neural Network RTL Implementation☆57Updated 4 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- ☆16Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 4 months ago