eva-cam / EvaCAMLinks
☆10Updated 2 months ago
Alternatives and similar repositories for EvaCAM
Users that are interested in EvaCAM are comparing it to the libraries listed below
Sorting:
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆27Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 11 months ago
- ☆16Updated 2 years ago
- ☆16Updated last year
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- A comprehensive content-addressable accelerator simulation framework.☆18Updated 7 months ago
- ☆41Updated 11 months ago
- ☆71Updated 2 years ago
- ☆12Updated last year
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆25Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- ☆25Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Open-source of MSD framework☆16Updated last year