CMU-SAFARI / MIMDRAMLinks
Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing''. Paper is at: https://arxiv.org/pdf/2402.19080.pdf
☆22Updated 4 months ago
Alternatives and similar repositories for MIMDRAM
Users that are interested in MIMDRAM are comparing it to the libraries listed below
Sorting:
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆18Updated 4 months ago
- PIMeval simulator and PIMbench suite☆27Updated last week
- ☆26Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆28Updated 2 years ago
- ☆29Updated 7 months ago
- Processing in Memory Emulation☆20Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- ☆53Updated 2 months ago
- HW accelerator mapping optimization framework for in-memory computing☆24Updated this week
- ☆16Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆26Updated 3 years ago
- ☆9Updated 11 months ago
- Heterogenous ML accelerator☆18Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆55Updated 5 months ago
- ☆25Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆37Updated last year
- ☆41Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago