IBM / aihwkit
IBM Analog Hardware Acceleration Kit
☆345Updated this week
Related projects: ⓘ
- A Simulation Framework for Memristive Deep Learning Systems☆134Updated 4 months ago
- Tutorial notebooks for hls4ml☆287Updated 2 weeks ago
- CrossSim: accuracy simulation of analog in-memory computing☆114Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆104Updated 7 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆321Updated last week
- Benchmark framework of synaptic device technologies for a simple neural network☆174Updated 2 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆133Updated 10 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆126Updated 4 months ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆28Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆11Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆124Updated 2 weeks ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- Fully opensource spiking neural network accelerator☆119Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆63Updated 9 months ago
- Scalable HW-Aware Training for Analog In-Memory Computing☆14Updated last week
- ☆38Updated last week
- Repository to host and maintain scale-sim-v2 code☆212Updated last week
- Metrics for spiking neural networks based on torchmetrics☆11Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆99Updated last week
- Dataflow QNN inference accelerator examples on FPGAs☆174Updated last month
- ☆15Updated last year
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆102Updated 5 years ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆30Updated 7 years ago
- Stochastic Computing for Deep Neural Networks☆28Updated 3 years ago
- Torch2Chip (MLSys, 2024)☆49Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆298Updated 2 years ago
- Analog AI Neural Architecture Search (analog-nas) is a modular and flexible framework to facilitate implementation of Analog-aware Neural…☆41Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆115Updated 3 months ago