IBM / aihwkit
IBM Analog Hardware Acceleration Kit
☆401Updated this week
Alternatives and similar repositories for aihwkit
Users that are interested in aihwkit are comparing it to the libraries listed below
Sorting:
- A Simulation Framework for Memristive Deep Learning Systems☆153Updated last year
- CrossSim: accuracy simulation of analog in-memory computing☆159Updated last month
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆163Updated last year
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆43Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆150Updated last year
- Benchmark framework of synaptic device technologies for a simple neural network☆203Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆163Updated 5 months ago
- Tutorial notebooks for hls4ml☆339Updated 2 weeks ago
- Dataflow QNN inference accelerator examples on FPGAs☆213Updated last month
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆120Updated 6 years ago
- Scalable HW-Aware Training for Analog In-Memory Computing☆21Updated last week
- Fully opensource spiking neural network accelerator☆146Updated 2 years ago
- ☆56Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆148Updated last month
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆387Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆65Updated 2 months ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆37Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆418Updated 5 years ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆28Updated last year
- Repository to host and maintain scale-sim-v2 code☆291Updated 3 weeks ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆214Updated last year
- List of open source neuromorphic projects: SNN training frameworks, DVS handling routines and so on.☆222Updated 5 months ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆27Updated last month
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆184Updated 6 years ago
- Modeling of memristors in LTSpise environment☆29Updated 7 months ago
- Dataflow compiler for QNN inference on FPGAs☆821Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆340Updated 3 months ago