IBM / aihwkit
IBM Analog Hardware Acceleration Kit
☆365Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for aihwkit
- A Simulation Framework for Memristive Deep Learning Systems☆139Updated 6 months ago
- CrossSim: accuracy simulation of analog in-memory computing☆127Updated last month
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆144Updated last year
- Analog AI Neural Architecture Search (analog-nas) is a modular and flexible framework to facilitate implementation of Analog-aware Neural…☆45Updated 6 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆113Updated this week
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆77Updated 2 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆182Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆121Updated 9 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆143Updated 6 months ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆31Updated 2 years ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆39Updated 2 years ago
- ☆45Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆54Updated 7 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆340Updated last week
- Modeling of memristors in LTSpise environment☆20Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆108Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- Torch2Chip (MLSys, 2024)☆51Updated 2 months ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆35Updated 8 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆99Updated last year
- Fully opensource spiking neural network accelerator☆130Updated last year
- timing simulator of IBM TrueNorth Neuromorphic Chip☆9Updated 4 years ago
- Repository to host and maintain scale-sim-v2 code☆233Updated 2 weeks ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆185Updated 2 weeks ago
- ☆83Updated 5 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆183Updated 7 months ago