CMU-SAFARI / Sectored-DRAM
A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (ii) activating a disproportionately large number of DRAM cells at low cost. Described in our paper https://arxiv.org/pdf/2207.13795.
☆11Updated 7 months ago
Alternatives and similar repositories for Sectored-DRAM:
Users that are interested in Sectored-DRAM are comparing it to the libraries listed below
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆20Updated last week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A graph linear algebra overlay☆51Updated last year
- CGRA framework with vectorization support.☆29Updated this week
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- A Toy-Purpose TPU Simulator☆15Updated 9 months ago
- Processing in Memory Emulation☆19Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆11Updated 2 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago
- ☆66Updated 4 years ago
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- ☆11Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated last year
- ☆35Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- ☆24Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 6 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆41Updated last week