CMU-SAFARI / Sectored-DRAMLinks
A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (ii) activating a disproportionately large number of DRAM cells at low cost. Described in our paper https://arxiv.org/pdf/2207.13795.
☆12Updated last year
Alternatives and similar repositories for Sectored-DRAM
Users that are interested in Sectored-DRAM are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- PIMeval simulator and PIMbench suite☆39Updated 2 weeks ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆49Updated 4 months ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆13Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- Heterogenous ML accelerator☆19Updated 7 months ago
- Processing in Memory Emulation☆22Updated 2 years ago
- ☆14Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 8 months ago
- ☆24Updated 5 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- A Cycle-level simulator for M2NDP☆32Updated 3 months ago
- ☆26Updated 2 years ago
- ☆29Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆28Updated 3 months ago
- ☆10Updated 2 years ago
- ☆49Updated 6 months ago
- ☆32Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- A research shell for Alveo V80☆19Updated last month
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆49Updated 3 months ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago