CMU-SAFARI / Sectored-DRAMLinks
A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (ii) activating a disproportionately large number of DRAM cells at low cost. Described in our paper https://arxiv.org/pdf/2207.13795.
☆12Updated 10 months ago
Alternatives and similar repositories for Sectored-DRAM
Users that are interested in Sectored-DRAM are comparing it to the libraries listed below
Sorting:
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 3 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Processing in Memory Emulation☆20Updated 2 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆25Updated last year
- PIMeval simulator and PIMbench suite☆30Updated 2 weeks ago
- ☆9Updated 11 months ago
- ☆35Updated 4 years ago
- A Cycle-level simulator for M2NDP☆28Updated last month
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆22Updated 4 months ago
- ☆28Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆47Updated 3 months ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆24Updated 5 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆13Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- ☆17Updated 2 years ago
- Heterogenous ML accelerator☆18Updated last month