IBM / 3D-CiM-LLM-Inference-SimulatorLinks
Simulator for LLM inference on an abstract 3D AIMC-based accelerator
☆23Updated last month
Alternatives and similar repositories for 3D-CiM-LLM-Inference-Simulator
Users that are interested in 3D-CiM-LLM-Inference-Simulator are comparing it to the libraries listed below
Sorting:
- ☆66Updated last week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- Open-source of MSD framework☆16Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆35Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 7 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆117Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- ☆29Updated 6 months ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 2 weeks ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆65Updated 3 weeks ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- ☆18Updated last year
- ☆51Updated 3 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆106Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 2 weeks ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆126Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆167Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆48Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆97Updated 8 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 2 months ago
- ☆58Updated last year
- ☆71Updated 5 years ago
- ☆44Updated 2 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 4 years ago