IBM / 3D-CiM-LLM-Inference-SimulatorLinks
Simulator for LLM inference on an abstract 3D AIMC-based accelerator
☆18Updated last month
Alternatives and similar repositories for 3D-CiM-LLM-Inference-Simulator
Users that are interested in 3D-CiM-LLM-Inference-Simulator are comparing it to the libraries listed below
Sorting:
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- ☆61Updated 2 weeks ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated 3 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆46Updated last year
- Open-source of MSD framework☆16Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- a Computing In Memory emULATOR framework☆11Updated last year
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆31Updated 5 months ago
- ☆27Updated 2 months ago
- ☆35Updated 4 years ago
- [HPCA24] Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator☆29Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆18Updated 2 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆38Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆68Updated 2 weeks ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 11 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- bitfusion verilog implementation☆10Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 11 months ago
- HW accelerator mapping optimization framework for in-memory computing☆24Updated 3 weeks ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆15Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- From Pytorch model to C++ for Vitis HLS☆17Updated this week
- ☆16Updated last year