IBM / 3D-CiM-LLM-Inference-SimulatorLinks
Simulator for LLM inference on an abstract 3D AIMC-based accelerator
☆25Updated 2 months ago
Alternatives and similar repositories for 3D-CiM-LLM-Inference-Simulator
Users that are interested in 3D-CiM-LLM-Inference-Simulator are comparing it to the libraries listed below
Sorting:
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- ☆74Updated last month
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆34Updated this week
- ☆35Updated 5 years ago
- ☆31Updated 8 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆114Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 8 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆129Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 3 weeks ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆123Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆47Updated 4 years ago
- ☆18Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆59Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- a Computing In Memory emULATOR framework☆14Updated last year
- ☆58Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆106Updated 10 months ago
- ☆71Updated 9 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆46Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 3 months ago