IBM / 3D-CiM-LLM-Inference-SimulatorLinks
Simulator for LLM inference on an abstract 3D AIMC-based accelerator
☆25Updated 3 months ago
Alternatives and similar repositories for 3D-CiM-LLM-Inference-Simulator
Users that are interested in 3D-CiM-LLM-Inference-Simulator are comparing it to the libraries listed below
Sorting:
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- ☆78Updated 2 weeks ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆132Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆117Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- ☆35Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- ☆31Updated 8 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 4 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆125Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆48Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆51Updated 5 months ago
- ☆58Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 9 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆28Updated 5 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- ☆73Updated 10 months ago
- A survey on Hardware Accelerated LLMs☆60Updated 11 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated last month
- a Computing In Memory emULATOR framework☆14Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago