adam-smnk / Open-CIM-CompilerLinks
☆34Updated 4 years ago
Alternatives and similar repositories for Open-CIM-Compiler
Users that are interested in Open-CIM-Compiler are comparing it to the libraries listed below
Sorting:
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆84Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago
- ☆61Updated 9 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆88Updated last year
- PUMA Compiler☆30Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 9 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆51Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 3 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆50Updated 3 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆79Updated 8 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- ☆42Updated last year
- ☆58Updated last year
- ☆51Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 2 years ago
- ☆73Updated 10 months ago
- ☆13Updated last year
- ☆19Updated 3 years ago
- ☆35Updated 5 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- ☆32Updated last year