Linger0 / SRAM-Compute-In-MemoryLinks
A collection of research papers on SRAM-based compute-in-memory architectures.
☆29Updated last year
Alternatives and similar repositories for SRAM-Compute-In-Memory
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
Sorting:
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆84Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 7 months ago
- ☆28Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- ☆119Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆64Updated 2 weeks ago
- An integrated CGRA design framework☆91Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Collection of kernel accelerators optimised for LLM execution☆24Updated 6 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆95Updated 8 months ago
- A list of our chiplet simulaters☆41Updated 3 months ago
- a Computing In Memory emULATOR framework☆14Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- ☆71Updated 7 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago