Linger0 / SRAM-Compute-In-Memory
A collection of research papers on SRAM-based compute-in-memory architectures.
☆22Updated last year
Related projects ⓘ
Alternatives and complementary repositories for SRAM-Compute-In-Memory
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 10 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- ☆45Updated 8 months ago
- 关于移植模型至gemmini的文档☆13Updated 2 years ago
- ☆93Updated 4 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆27Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆45Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆53Updated 6 months ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- ☆59Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- IC implementation of Systolic Array for TPU☆148Updated 2 weeks ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆110Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- An integrated CGRA design framework☆83Updated this week
- Open-source of MSD framework☆14Updated last year
- ☆60Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆165Updated 6 years ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆111Updated 7 months ago
- Verilog implementation of Softmax function☆47Updated 2 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆52Updated 2 months ago