Linger0 / SRAM-Compute-In-MemoryLinks
A collection of research papers on SRAM-based compute-in-memory architectures.
☆29Updated last year
Alternatives and similar repositories for SRAM-Compute-In-Memory
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
Sorting:
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆77Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated this week
- a Computing In Memory emULATOR framework☆13Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- ☆70Updated 6 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- ☆18Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- ☆27Updated last year
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated this week
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- ☆113Updated 5 years ago
- ☆56Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- An integrated CGRA design framework☆90Updated 5 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago