Linger0 / SRAM-Compute-In-MemoryLinks
A collection of research papers on SRAM-based compute-in-memory architectures.
☆30Updated 2 years ago
Alternatives and similar repositories for SRAM-Compute-In-Memory
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
Sorting:
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆117Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 2 years ago
- a Computing In Memory emULATOR framework☆15Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆93Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- A list of our chiplet simulaters☆48Updated 7 months ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆193Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- ☆30Updated 2 years ago
- ☆73Updated 11 months ago
- ☆58Updated last year
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆124Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆156Updated 8 months ago
- ☆124Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Library of approximate arithmetic circuits☆61Updated 3 weeks ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆25Updated 4 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆181Updated 2 weeks ago
- ☆45Updated last week