Linger0 / SRAM-Compute-In-Memory
A collection of research papers on SRAM-based compute-in-memory architectures.
☆28Updated last year
Alternatives and similar repositories for SRAM-Compute-In-Memory:
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆53Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An integrated CGRA design framework☆87Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆67Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆20Updated 8 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆60Updated 2 weeks ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- ☆22Updated last year
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆47Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- eyeriss-chisel3☆40Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- ☆15Updated 10 months ago
- tpu-systolic-array-weight-stationary☆22Updated 3 years ago
- ☆63Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆78Updated 2 years ago
- ☆103Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- Library of approximate arithmetic circuits☆54Updated 2 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- C++ code for HLS FPGA implementation of transformer☆15Updated 6 months ago
- ☆28Updated 3 years ago