Linger0 / SRAM-Compute-In-Memory
A collection of research papers on SRAM-based compute-in-memory architectures.
☆28Updated last year
Alternatives and similar repositories for SRAM-Compute-In-Memory:
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆60Updated 2 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆67Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 9 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆43Updated last month
- An Open-Source Tool for CGRA Accelerators☆64Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆27Updated 3 years ago
- ☆16Updated 11 months ago
- ☆15Updated 10 months ago
- An integrated CGRA design framework☆87Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆9Updated 4 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- a Computing In Memory emULATOR framework☆11Updated 11 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆63Updated 2 years ago
- ☆23Updated last year
- Open-source of MSD framework☆16Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆17Updated 2 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆50Updated last year
- ☆35Updated 3 weeks ago