Linger0 / SRAM-Compute-In-MemoryLinks
A collection of research papers on SRAM-based compute-in-memory architectures.
☆29Updated last year
Alternatives and similar repositories for SRAM-Compute-In-Memory
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
Sorting:
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆91Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 7 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- An integrated CGRA design framework☆91Updated 7 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- ☆28Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- ☆120Updated 5 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- eyeriss-chisel3☆41Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆70Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- ☆42Updated 4 years ago
- ☆58Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆180Updated 11 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago