Linger0 / SRAM-Compute-In-MemoryLinks
A collection of research papers on SRAM-based compute-in-memory architectures.
☆28Updated last year
Alternatives and similar repositories for SRAM-Compute-In-Memory
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
Sorting:
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆65Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated 2 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- a Computing In Memory emULATOR framework☆11Updated last year
- ☆65Updated 6 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆51Updated last year
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated last year
- ☆111Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- ☆24Updated last year
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆10Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- ☆65Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Attentionlego☆12Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆35Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago