Linger0 / SRAM-Compute-In-Memory
A collection of research papers on SRAM-based compute-in-memory architectures.
☆24Updated last year
Alternatives and similar repositories for SRAM-Compute-In-Memory:
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆44Updated 4 months ago
- A list of our chiplet simulaters☆26Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆42Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- ☆28Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- ☆61Updated 2 months ago
- ☆47Updated 11 months ago
- An integrated CGRA design framework☆85Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆35Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆136Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆61Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated 3 weeks ago
- ☆69Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆73Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆21Updated 2 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated 3 weeks ago
- ☆13Updated 8 months ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- ☆25Updated 9 months ago