Linger0 / SRAM-Compute-In-Memory
A collection of research papers on SRAM-based compute-in-memory architectures.
☆24Updated last year
Alternatives and similar repositories for SRAM-Compute-In-Memory:
Users that are interested in SRAM-Compute-In-Memory are comparing it to the libraries listed below
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆45Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆40Updated 5 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆60Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- ☆47Updated 11 months ago
- An integrated CGRA design framework☆85Updated 3 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆76Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆18Updated 7 months ago
- ☆28Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆28Updated 3 weeks ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆11Updated 4 years ago
- view at https://xupsh.github.io/ccc2021/☆24Updated 2 years ago
- ☆62Updated this week
- ☆33Updated 2 weeks ago
- ☆100Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago