Zhaoshixin-sky / CIM-MLCLinks
[ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
☆46Updated last year
Alternatives and similar repositories for CIM-MLC
Users that are interested in CIM-MLC are comparing it to the libraries listed below
Sorting:
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆51Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆53Updated 5 months ago
- ☆121Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 8 months ago
- A co-design architecture on sparse attention☆55Updated 4 years ago
- ☆54Updated last month
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- ☆48Updated 4 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆109Updated last year
- ☆34Updated 4 years ago
- ☆58Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆20Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆146Updated 7 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆68Updated 2 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- ☆73Updated 11 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆180Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 9 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆62Updated 9 months ago
- ☆26Updated 10 months ago
- PIMeval simulator and PIMbench suite☆43Updated last month