thu-nics / MNSIM-2.0
A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems
☆141Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for MNSIM-2.0
- Benchmark framework of synaptic device technologies for a simple neural network☆181Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆118Updated 8 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆53Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆45Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 10 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆110Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- ☆93Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆22Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆15Updated 7 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆165Updated 6 years ago
- I will share some useful or interesting papers about neuromorphic processor☆17Updated 2 months ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated 10 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆111Updated 7 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆41Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆75Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆55Updated last year
- ☆59Updated 2 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆104Updated 6 years ago
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- ☆45Updated 8 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆161Updated 5 years ago
- 关于移植模型至gemmini的文档☆13Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆123Updated this week
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆17Updated 4 months ago
- Spiking Neural Network RTL Implementation☆44Updated 3 years ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆113Updated this week