OpenRigil / openrigil-rtlLinks
Open-source RISC-V cryptographic hardware token, RTL repo
☆19Updated 2 years ago
Alternatives and similar repositories for openrigil-rtl
Users that are interested in openrigil-rtl are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- My knowledge base☆67Updated 2 weeks ago
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 7 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A riscv emulator.☆19Updated last year
- RV32I by cats☆16Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- PLCT工具箱☆32Updated 3 years ago
- Hardware design with Chisel☆34Updated 2 years ago
- The 'missing header' for Chisel☆21Updated 6 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 4 years ago
- chipyard in mill :P☆78Updated last year
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- Dockerfile with Vivado for CI☆27Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated 11 months ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Plug & Play.☆39Updated last week
- ☆17Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- ☆55Updated 3 weeks ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 2 months ago
- The working draft to split rocket core out from rocket chip☆14Updated last year
- Nix template for the chisel-based industrial designing flows.☆45Updated 5 months ago
- A naive verilog/systemverilog formatter☆21Updated 6 months ago