Open-source RISC-V cryptographic hardware token, RTL repo
☆20Nov 9, 2022Updated 3 years ago
Alternatives and similar repositories for openrigil-rtl
Users that are interested in openrigil-rtl are comparing it to the libraries listed below
Sorting:
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- tuna artwork☆27Updated this week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Dec 17, 2023Updated 2 years ago
- Tutorial for Writing a Kernel☆10Jun 5, 2022Updated 3 years ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- This book introduces established concepts in the computer ecosystem, so you can use them to have more control over your own computers and…☆12Jan 26, 2025Updated last year
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- ☆33Mar 20, 2025Updated 11 months ago
- ☆11Apr 29, 2022Updated 3 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- ☆14Dec 30, 2021Updated 4 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated 11 months ago
- ☆17Apr 3, 2022Updated 3 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- 在本地愉快写 BUAA OS Lab，并直接在本地使用 git 提交。☆14May 9, 2020Updated 5 years ago
- 清华成绩刮刮乐☆20Feb 17, 2014Updated 12 years ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated 9 months ago
- OpenDGLab 开放协议☆17Dec 23, 2020Updated 5 years ago
- Shanghai Stock Exchange (2023/08/03 - 2024/02/02)☆20Apr 26, 2024Updated last year
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- Disable sponsored message for TelegramX☆22Jan 5, 2022Updated 4 years ago
- ☆20Apr 7, 2023Updated 2 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆24Feb 20, 2017Updated 9 years ago
- 高颜值的第三方网易云播放器，支持 Windows / macOS / Linux☆20Oct 9, 2025Updated 4 months ago
- Intelligent mirror redirector middleware for SJTUG☆21Feb 15, 2026Updated 2 weeks ago