OpenRigil / openrigil-rtlLinks
Open-source RISC-V cryptographic hardware token, RTL repo
☆19Updated 2 years ago
Alternatives and similar repositories for openrigil-rtl
Users that are interested in openrigil-rtl are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Hardware design with Chisel☆32Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A riscv emulator.☆19Updated last year
- The 'missing header' for Chisel☆20Updated 2 months ago
- ☆10Updated last year
- The working draft to split rocket core out from rocket chip☆14Updated last year
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- PLCT工具箱☆31Updated 3 years ago
- RISC-V Summit China 2023☆40Updated last year
- ☆33Updated 2 months ago
- My knowledge base☆53Updated this week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆41Updated 10 months ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 3 months ago
- Plug & Play.☆30Updated this week
- chipyard in mill :P☆78Updated last year
- ☆29Updated this week
- Nix template for the chisel-based industrial designing flows.☆42Updated last month
- Dockerfile with Vivado for CI☆28Updated 5 years ago
- The decoder library for jemu execution and web documentation☆54Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Toy ELF dynlinker & interp☆10Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- ☆17Updated 3 years ago