Open-source RISC-V cryptographic hardware token, RTL repo
☆20Nov 9, 2022Updated 3 years ago
Alternatives and similar repositories for openrigil-rtl
Users that are interested in openrigil-rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆11Apr 29, 2022Updated 4 years ago
- ☆37Mar 20, 2025Updated last year
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- tuna artwork☆27Jun 18, 2026Updated last month
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- CIDR union / subtraction☆14Updated this week
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Tutorial for Writing a Kernel☆10Jun 5, 2022Updated 4 years ago
- ☆14Dec 30, 2021Updated 4 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Dec 17, 2023Updated 2 years ago
- 中英文文案排版纠正器。☆17Dec 10, 2022Updated 3 years ago
- A Dart library to decode & encode NDEF records, supporting multiple types.☆14Mar 14, 2026Updated 4 months ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated last year
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated last year
- ☆85Jun 1, 2022Updated 4 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenDGLab 开放协议☆17Dec 23, 2020Updated 5 years ago
- Crystal and DDS Shortwave Trasmitter☆19Mar 13, 2021Updated 5 years ago
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- ☆16Aug 26, 2025Updated 10 months ago
- Intelligent mirror redirector middleware for SJTUG☆23Jun 26, 2026Updated 3 weeks ago
- Craft your EDA toolchain with GRH IR☆19Updated this week
- Hardfloat using chisel3☆16Sep 23, 2020Updated 5 years ago