meton-robean / PaperNotes
记录阅读各类paper的想法笔记（关注体系结构，机器学习系统，深度学习，计算机视觉）
☆23Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for PaperNotes
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- ☆22Updated last month
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆35Updated last week
- ☆30Updated last year
- ☆15Updated 3 years ago
- ☆42Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆37Updated 3 weeks ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆13Updated 5 years ago
- agile hardware-software co-design☆46Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- ☆84Updated 9 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 3 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- ☆30Updated 2 months ago
- Eyeriss chip simulator☆33Updated 4 years ago
- ☆33Updated 3 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆15Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆64Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago