Alternatives and similar repositories for PaperNotes

Users that are interested in PaperNotes are comparing it to the libraries listed below

• zeasa / nvdla-compiler
  ☆46Updated 6 years ago
• suchandler96 / gem5-NVDLA
  ☆39Updated 8 months ago
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆49Updated last week
• gty111 / SimpleUseGpgpuSim
  GPGPU-SIM 使用篇
  ☆14Updated 3 years ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆76Updated 4 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆42Updated 5 years ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆52Updated 3 years ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆33Updated 2 years ago
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆119Updated 2 years ago
• meton-robean / Vector_MulAdd_Accelerator
  vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
  ☆54Updated 5 years ago
• harvard-acc / EdgeBERT
  HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
  ☆52Updated last year
• HEAP-Lab-VT / ASIC-DEFLATE-for-memory
  hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
  ☆14Updated last year
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆20Updated 7 years ago
• sfu-arch / SpGEMM
  ☆37Updated 4 years ago
• THU-DSP-LAB / ventus-gpgpu-cpp-simulator
  Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus
  ☆30Updated 2 weeks ago
• cdsc-github / parade-ara-simulator
  PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
  ☆48Updated 3 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆106Updated last year
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆39Updated 2 years ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆49Updated 9 months ago
• SJTU-ACA-Lab / blue-porcelain
  ☆145Updated last year
• LeiWang1999 / nvdla_loadables
  some sample caffemodel, prototxt, test images and pre compiled loadabes .
  ☆13Updated 4 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 3 years ago
• prasshantg / personal
  ☆16Updated 6 years ago
• cwfletcher / buffets
  Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
  ☆80Updated 6 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 3 years ago
• sharc-lab / FPGA_ECE8893
  ☆38Updated 8 months ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆30Updated 3 years ago
• wehu / c-mlir
  A translator from c to MLIR
  ☆33Updated 4 years ago
• LeiWang1999 / Pynq-Accelerator
  A easy general acc.
  ☆17Updated 4 years ago
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆63Updated last year