meton-robean / PaperNotes
记录阅读各类paper的想法笔记(关注体系结构,机器学习系统,深度学习,计算机视觉)
☆24Updated 5 years ago
Alternatives and similar repositories for PaperNotes:
Users that are interested in PaperNotes are comparing it to the libraries listed below
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated last week
- ☆42Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆29Updated 5 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆42Updated 3 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- LLVM OpenCL C compiler suite for ventus GPGPU☆43Updated this week
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Fibertree emulator☆12Updated 4 months ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆34Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- ☆91Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆29Updated 2 years ago
- ☆33Updated last week
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 weeks ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- ☆65Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- ☆19Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆16Updated 3 years ago