char-fish-after-lunch/SystemOnCat external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

char-fish-after-lunch/SystemOnCat

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/char-fish-after-lunch/SystemOnCat)

Close

char-fish-after-lunch / SystemOnCatView on GitHubMore

• External links
• Readme badge

An SoC with multiple RISC-V IMA processors.

☆19Aug 1, 2018Updated 8 years ago

Alternatives and similar repositories for SystemOnCat

Users that are interested in SystemOnCat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• tqyaaaaang / Hyper-OS

  View on GitHub
  Operating System Simulator
  ☆18Jun 18, 2019Updated 7 years ago
• typekernel / typekernel

  View on GitHub
  Warning: 🕳 ahead!
  ☆16Jan 8, 2020Updated 6 years ago
• thu-cs-lab / JieLabs-Web

  View on GitHub
  Backend & Frontend for JieLabs
  ☆22Mar 3, 2023Updated 3 years ago
• twd2 / fpga-nat64

  View on GitHub
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30May 14, 2020Updated 6 years ago
• jiegec / verilog-format

  View on GitHub
  A naive verilog/systemverilog formatter
  ☆22Apr 2, 2026Updated 5 months ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• Harry-Chen / TrivialTomasulo

  View on GitHub
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆12Jun 9, 2019Updated 7 years ago
• jiegec / chisel-memory-lower

  View on GitHub
  Lower chisel memories to SRAM macros
  ☆13Mar 25, 2024Updated 2 years ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jun 28, 2026Updated 2 months ago
• 44670 / mgba-k210

  View on GitHub
  Porting mgba emulator to kendryte K210.
  ☆30Apr 7, 2019Updated 7 years ago
• dramforever / finlog

  View on GitHub
  Compiling finite generators to digital logic. WIP
  ☆13Aug 24, 2020Updated 6 years ago
• KireinaHoro / khtcp

  View on GitHub
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Nov 29, 2019Updated 6 years ago
• oscourse-tsinghua / cpu-testcase

  View on GitHub
  Test cases for MIPS CPU implementation
  ☆12Dec 26, 2019Updated 6 years ago
• thu-cs-lab / Router-Lab-Docs

  View on GitHub
  Documentation for Router Lab
  ☆75Aug 9, 2026Updated 3 weeks ago
• Harry-Chen / HERMES

  View on GitHub
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Jun 9, 2019Updated 7 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• jiegec / maze-routing

  View on GitHub
  Implementation of several grid routers in Rust
  ☆13Jun 16, 2026Updated 2 months ago
• MashPlant / lalr1

  View on GitHub
  An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.
  ☆49Mar 29, 2022Updated 4 years ago
• sifive / soc-freedom-sifive

  View on GitHub
  e300 and u500 devkits
  ☆10Nov 15, 2020Updated 5 years ago
• twd2 / roload

  View on GitHub
  My DAC '21 work open-sourced.
  ☆14Feb 25, 2021Updated 5 years ago
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 6 years ago
• thu-cs-lab / thinpad_top

  View on GitHub
  Project template for Artix-7 based Thinpad board
  ☆53Aug 3, 2026Updated last month
• jiegec / naiverouter

  View on GitHub
  A router IP written in Verilog.
  ☆12Dec 20, 2019Updated 6 years ago
• watz0n / learn-rv32i-asap

  View on GitHub
  A Simple As Possible RISCV-32I core with debug module.
  ☆42Dec 1, 2019Updated 6 years ago
• tuna / QSerial

  View on GitHub
  An advanced cross-platform serial port utility
  ☆29Dec 28, 2025Updated 8 months ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• Fugoes / yaay-rs

  View on GitHub
  Yet Another AsYnc runtime for RuSt.
  ☆33Feb 1, 2020Updated 6 years ago
• meow-chip / MeowV64

  View on GitHub
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Feb 17, 2022Updated 4 years ago
• Eschatail / tagged_security_riscv

  View on GitHub
  Implementation of Tagged Memory security policies into Rocket Core
  ☆10Nov 8, 2016Updated 9 years ago
• cnyangkun / nscscc2018

  View on GitHub
  nscscc2018
  ☆27Oct 11, 2018Updated 7 years ago
• GCYYfun / DailySchedule

  View on GitHub
  《日常》
  ☆18Sep 18, 2021Updated 4 years ago
• MashPlant / re2dfa

  View on GitHub
  Convert regex(es) to dfa.
  ☆14Apr 30, 2021Updated 5 years ago
• CircuitCoder / mill

  View on GitHub
  RV32I by cats
  ☆15Sep 4, 2023Updated 3 years ago
• jiegec / fpu-wrappers

  View on GitHub
  Wrappers for open source FPU hardware implementations.
  ☆37Nov 27, 2025Updated 9 months ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• thu-cs-lab / TCP-Lab-Docs

  View on GitHub
  Documentation for TCP Lab
  ☆12May 15, 2026Updated 3 months ago
• ucb-bar / midas-examples

  View on GitHub
  Simple MIDAS Examples
  ☆12Nov 25, 2018Updated 7 years ago
• MashPlant / decaf-old

  View on GitHub
  THU compiler principle course homework, written in rust. (this is not the pa framework)
  ☆13Dec 24, 2018Updated 7 years ago
• KireinaHoro / khemu

  View on GitHub
  Binary translation in Rust
  ☆12Jun 22, 2020Updated 6 years ago
• thu-cs-lab / supervisor-rv

  View on GitHub
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆127Dec 4, 2025Updated 9 months ago
• Harry-Chen / network-principle-labs

  View on GitHub
  Labs for Network Principle course, Fall 2018, Tsinghua University
  ☆18Jun 6, 2019Updated 7 years ago
• nhynes / chisel3-axi

  View on GitHub
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆15Dec 31, 2018Updated 7 years ago