meton-robean / CFG_DFG_generator
generating DFG and CFG from source code (using LLVM ) or from binary (using LLVM and Mcsema) 二进制或者源码转CGF& DFG
☆38Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for CFG_DFG_generator
- Simple passes for CFG and DFG analysis☆40Updated 5 years ago
- llvm Data Flow Graph dump☆37Updated 3 years ago
- ☆75Updated 5 months ago
- ☆78Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆16Updated last year
- ☆19Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆25Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆16Updated last year
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆136Updated 3 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆98Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 2 months ago
- Security Test Benchmark for Computer Architectures☆20Updated this week
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆23Updated 10 months ago
- ☆36Updated 11 months ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆100Updated 2 years ago
- ☆31Updated last year
- ☆11Updated 5 months ago
- ☆15Updated 5 years ago
- Code repository for Coppelia tool☆20Updated 4 years ago
- ☆10Updated 9 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆58Updated 4 years ago
- FLOWMATRIX: GPU-Assisted Information-Flow Analysis through Matrix-Based Representation, USENIX Security'22☆27Updated last year
- A group of students who are interested in Compilers, and they want to improve themselves together.☆26Updated 2 years ago
- 基于PIn动态插桩框架的函数-循环嵌套关系分析工具：function-loop call graph profiler using Pin (Unofficial implementation of paper: Identifying Potential Parallel…☆14Updated 5 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆19Updated 7 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- ☆20Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- ☆34Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago