meton-robean / CFG_DFG_generator
generating DFG and CFG from source code (using LLVM ) or from binary (using LLVM and Mcsema) 二进制或者源码转CGF& DFG
☆42Updated 5 years ago
Alternatives and similar repositories for CFG_DFG_generator:
Users that are interested in CFG_DFG_generator are comparing it to the libraries listed below
- Simple passes for CFG and DFG analysis☆43Updated 5 years ago
- llvm Data Flow Graph dump☆37Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- ☆84Updated 11 months ago
- ☆38Updated last year
- ☆80Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆28Updated 2 weeks ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆139Updated 4 years ago
- ☆24Updated 2 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆103Updated 2 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- FLOWMATRIX: GPU-Assisted Information-Flow Analysis through Matrix-Based Representation, USENIX Security'22☆27Updated 2 years ago
- ☆12Updated 10 months ago
- A group of students who are interested in Compilers, and they want to improve themselves together.☆26Updated 2 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- ☆15Updated 6 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- ☆32Updated last year
- 基于PIn动态插桩框架的函数-循环嵌套关系分析工具：function-loop call graph profiler using Pin (Unofficial implementation of paper: Identifying Potential Parallel…☆14Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆21Updated 7 years ago
- Hack@DAC 2021☆10Updated 9 months ago
- ☆16Updated 3 years ago
- ☆31Updated 3 years ago
- A tool for checking the contract satisfaction for hardware designs☆10Updated 5 months ago
- Automated Repair of Verilog Hardware Descriptions☆30Updated 3 months ago