meton-robean / CFG_DFG_generatorLinks
generating DFG and CFG from source code (using LLVM ) or from binary (using LLVM and Mcsema) 二进制或者源码转CGF& DFG
☆42Updated 5 years ago
Alternatives and similar repositories for CFG_DFG_generator
Users that are interested in CFG_DFG_generator are comparing it to the libraries listed below
Sorting:
- Simple passes for CFG and DFG analysis☆43Updated 5 years ago
- llvm Data Flow Graph dump☆37Updated 4 years ago
- ☆87Updated last year
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆103Updated 3 years ago
- ☆84Updated 2 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- ☆38Updated last year
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆139Updated 4 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆29Updated 2 months ago
- ☆25Updated 2 years ago
- ☆16Updated 3 years ago
- FLOWMATRIX: GPU-Assisted Information-Flow Analysis through Matrix-Based Representation, USENIX Security'22☆28Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- A group of students who are interested in Compilers, and they want to improve themselves together.☆26Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- ☆15Updated 6 years ago
- ☆12Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 3 years ago
- 基于PIn动态插桩框架的函数-循环嵌套关系分析工具:function-loop call graph profiler using Pin (Unofficial implementation of paper: Identifying Potential Parallel…☆14Updated 5 years ago
- This is a tutorial on how to write an LLVM Pass using the (kind-of) new PassManager. It is compiled from different sources referenced in …☆56Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 9 months ago
- Automated Repair of Verilog Hardware Descriptions☆32Updated 5 months ago
- ☆30Updated 3 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆21Updated 7 years ago
- gem5 configuration for intel's skylake micro-architecture☆48Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Program Analysis framework using LLVM. Course project of Advanced Compiler☆17Updated 8 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆37Updated 2 years ago