gauravr1991 / ICCAD2019BenchmarksLinks
☆22Updated 5 years ago
Alternatives and similar repositories for ICCAD2019Benchmarks
Users that are interested in ICCAD2019Benchmarks are comparing it to the libraries listed below
Sorting:
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆43Updated last month
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆46Updated 8 months ago
- ☆34Updated 4 years ago
- The first version of TritonPart☆28Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆166Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆48Updated last month
- ☆88Updated last month
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- GPU-based logic synthesis tool☆86Updated last month
- A Design Rule Checker with GPU Acceleration☆53Updated last year
- ☆51Updated 2 months ago
- ☆31Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆83Updated 3 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆64Updated 6 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 11 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 2 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆44Updated 9 months ago
- ☆22Updated last year
- ☆23Updated 9 months ago
- ☆31Updated 3 years ago
- ☆24Updated last year
- Analog Placement Quality Prediction☆23Updated 2 years ago
- ☆45Updated last year