Mirror of tachyon-da cvc Verilog simulator
☆52Mar 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for open-src-cvc
Users that are interested in open-src-cvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- ☆27Feb 15, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Using opencv3.3.1&C++ to compare ORB、SIFT、SURF、FAST features detect algorithms.☆10Sep 27, 2018Updated 7 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- ☆27Sep 3, 2025Updated 7 months ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Mar 27, 2026Updated 2 weeks ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated last month
- A complete open-source design-for-testing (DFT) Solution☆186Aug 30, 2025Updated 7 months ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 2 weeks ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Updated this week
- ☆21Nov 22, 2021Updated 4 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Interactive Device Simulator☆13Jan 10, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆447Jul 1, 2021Updated 4 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆1,000Updated this week
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- ☆97Jun 26, 2019Updated 6 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated last week
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago