Mirror of tachyon-da cvc Verilog simulator
☆48Jul 16, 2023Updated 2 years ago
Alternatives and similar repositories for open-src-cvc
Users that are interested in open-src-cvc are comparing it to the libraries listed below
Sorting:
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- ☆20Nov 22, 2021Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- ☆26Sep 3, 2025Updated 6 months ago
- ☆27Feb 15, 2025Updated last year
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- ☆11Jul 12, 2023Updated 2 years ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 4 months ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Using opencv3.3.1&C++ to compare ORB、SIFT、SURF、FAST features detect algorithms.☆10Sep 27, 2018Updated 7 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- licenseMonitor is used to check instant EDA license information.☆28Aug 11, 2025Updated 6 months ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Testbenches for HDL projects☆22Feb 26, 2026Updated last week
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year
- A complete open-source design-for-testing (DFT) Solution☆181Aug 30, 2025Updated 6 months ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- skywater 130nm pdk☆44Feb 21, 2026Updated last week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Nov 18, 2019Updated 6 years ago
- Python Frontend For VHDL And Verilog☆23Feb 25, 2026Updated last week
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago