Mirror of tachyon-da cvc Verilog simulator
☆59Mar 16, 2026Updated 7 months ago
Alternatives and similar repositories for open-src-cvc
Users that are interested in open-src-cvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 3 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆26Oct 17, 2026Updated 2 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- 📸 ADCs for faster image sensors☆13Updated this week
- ☆26Feb 15, 2025Updated last year
- only display GPU☆10Mar 6, 2025Updated last year
- This repository contains the training material for Tapeout Pakistan OpenLane workshop conducted by MERL-UIT.☆10Oct 23, 2021Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆211Aug 30, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆103Jun 26, 2019Updated 7 years ago
- Digital logic benchmark suite☆96Updated this week
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- Using opencv3.3.1&C++ to compare ORB、SIFT、SURF、FAST features detect algorithms.☆10Sep 27, 2018Updated 8 years ago
- ☆32Sep 3, 2025Updated last year
- ☆10Jan 23, 2025Updated last year
- A tool for creating HDL-Schematics☆10Updated this week
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 8 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 5 months ago
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Demo board for TT04 and beyond☆37Aug 29, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆314Updated this week
- Tools for working with circuits as graphs in python☆132Nov 17, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆25Aug 22, 2026Updated 2 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Oct 25, 2026Updated last week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 11 months ago
- Verilator open-source SystemVerilog simulator and lint system☆29Updated this week