rochus-keller / QtcVerilogLinks
This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
☆20Updated 3 years ago
Alternatives and similar repositories for QtcVerilog
Users that are interested in QtcVerilog are comparing it to the libraries listed below
Sorting:
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆19Updated 12 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- Repository containing the DSP gateware cores☆13Updated this week
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆14Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆34Updated 4 years ago
- Free open source EDA tools☆66Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆13Updated 7 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- ☆27Updated 5 years ago
- Digital Circuit rendering engine☆39Updated last month
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- A collection of SPI related cores☆17Updated 9 months ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Updated 6 years ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- turbo 8051☆29Updated 8 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago