rochus-keller / QtcVerilog

Related projects: ⓘ

• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆15Updated last year
• tomverbeure / fpga_quick_ram_update
  Quickly update a bitstream with new RAM contents
  ☆14Updated 3 years ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated 4 months ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆22Updated 2 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆12Updated this week
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆12Updated 5 years ago
• tomverbeure / intel_jtag_primitive_blog
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆16Updated 2 years ago
• efarres / KiCad-HDL
  Tools to convert Kicad intermediate netlist to HDL block diagram netlist
  ☆12Updated 8 years ago
• dan-rodrigues / ics-adpcm
  Programmable multichannel ADPCM decoder for FPGA
  ☆23Updated 3 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆14Updated 11 months ago
• splinedrive / my_sdram
  simple sdram controller
  ☆17Updated 3 years ago
• emusan / FPGA_HDMI-pcb
  PCB layout for my cheap FPGA HDMI experimenting board
  ☆10Updated 10 years ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆16Updated last year
• freecores / ps2
  PS2 interface
  ☆17Updated 6 years ago
• krabo0om / pauloBlaze
  A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.
  ☆21Updated 3 years ago
• tongchen126 / fpga_pcie_ethernet
  ☆14Updated 2 years ago
• ECP5-PCIe / ECP5-Utils
  Utilities for the ECP5 FPGA
  ☆17Updated 3 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 4 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 8 years ago
• julianfl0w / openStreamHDL
  VHDL Code for infrastructural blocks (designed for FPGA)
  ☆12Updated last year
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆16Updated 6 months ago
• JohnDMcMaster / project2064
  XC2064 bitstream documentation
  ☆16Updated 5 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆13Updated 8 years ago
• enjoy-digital / arty-soc
  ☆11Updated this week
• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆24Updated 3 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆24Updated last year
• teeshina / soc_leon3
  System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.
  ☆11Updated 11 years ago
• grayresearch / s3ga
  S3GA: a simple scalable serial FPGA
  ☆10Updated last year
• mithro / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆17Updated 5 years ago
• icerink / iceskate
  A low cost FPGA development board for absolute newbies
  ☆17Updated 5 years ago