This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
☆20Aug 8, 2022Updated 4 years ago
Alternatives and similar repositories for QtcVerilog
Users that are interested in QtcVerilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- EbnfStudio can be used to edit and analyze EBNF grammars.☆90Jun 18, 2026Updated 2 months ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 9 months ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- This is the Lola-2 parser used by LolaCreator☆14Apr 24, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GN meta-build system parser, static code model and navigable code browser☆13Aug 8, 2022Updated 4 years ago
- LolaCreator is a QtCreator based IDE for Lola-2☆16Aug 8, 2022Updated 4 years ago
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆171Aug 8, 2022Updated 4 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 5 months ago
- FreePascal grammar, lexer, parser and code browser☆25Aug 8, 2023Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆26May 11, 2026Updated 3 months ago
- ☆19Aug 30, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- The Micron Programming Language Specification☆25Updated this week
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 weeks ago
- AMQP 0.9.1 implementation for Qt☆11Feb 16, 2017Updated 9 years ago
- Parser, code model, navigable browser and VM for the SOM Smalltalk dialect☆31Aug 8, 2022Updated 4 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Updated this week
- Hebrew translation of 3rd party Moodle Plugins, including php/html/css RTL and BIDI hacks☆12Sep 13, 2013Updated 12 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Circle-to-Circle Intersections in Java☆13Dec 30, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆14Jun 29, 2021Updated 5 years ago
- Material do Livro "Computadores E Videogames"☆16May 8, 2026Updated 3 months ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- realtime, scalable, cdi enhanced, 3-tier architecture☆12Jun 16, 2015Updated 11 years ago
- Handles OpenDocument files and translates them to HTML.☆10Oct 8, 2019Updated 6 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Digital Waveform Viewer☆17Jul 11, 2026Updated last month
- Instructions for setting up a Deep Learning workstation using Linux (Ubuntu) and Docker☆11Dec 9, 2024Updated last year
- This cFS app is called Diagnostic Reasoner (DR), and as the name implies, it will diagnose a system of interest. That is, it will do faul…☆12Jul 1, 2020Updated 6 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- 三相永磁同步电动机的FOC控制☆10Mar 27, 2020Updated 6 years ago
- Some header-only C++ utility functions☆10Jan 21, 2026Updated 6 months ago