rochus-keller / QtcVerilogView external linksLinks
This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
☆21Aug 8, 2022Updated 3 years ago
Alternatives and similar repositories for QtcVerilog
Users that are interested in QtcVerilog are comparing it to the libraries listed below
Sorting:
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- This is the Lola-2 parser used by LolaCreator☆13Apr 24, 2019Updated 6 years ago
- GN meta-build system parser, static code model and navigable code browser☆13Aug 8, 2022Updated 3 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- EbnfStudio can be used to edit and analyze EBNF grammars.☆87May 18, 2024Updated last year
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆171Aug 8, 2022Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- LolaCreator is a QtCreator based IDE for Lola-2☆15Aug 8, 2022Updated 3 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆23Oct 10, 2022Updated 3 years ago
- ☆12May 21, 2024Updated last year
- Redox flow battery project within the doctoral thesis developed at the Institute of Robotics and Informatics (IRI)☆14Mar 26, 2023Updated 2 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25Oct 31, 2025Updated 3 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Parser, code model, navigable browser and VM for the SOM Smalltalk dialect☆30Aug 8, 2022Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Nov 23, 2020Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- BootLoader for F280xx TI DSP☆11Jan 29, 2019Updated 7 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- ☆38Nov 14, 2024Updated last year
- This repository contain source code for ngspice and ghdl integration☆34Jan 5, 2025Updated last year
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Lua binding to net-snmp library☆12Dec 13, 2024Updated last year
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆45Aug 11, 2014Updated 11 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Design Projects for EE564☆13Jun 16, 2016Updated 9 years ago
- ☆10Jun 27, 2017Updated 8 years ago
- ☆10Apr 27, 2023Updated 2 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- 三相永磁同步电动机的FOC控制☆10Mar 27, 2020Updated 5 years ago
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆68Sep 15, 2025Updated 5 months ago
- Quartus Lite docker☆38Sep 26, 2020Updated 5 years ago
- A new generic object oriented programming language.☆10Jan 6, 2026Updated last month