rochus-keller / QtcVerilogLinks
This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
☆21Updated 3 years ago
Alternatives and similar repositories for QtcVerilog
Users that are interested in QtcVerilog are comparing it to the libraries listed below
Sorting:
- This is the Verilog 2005 parser used by VerilogCreator☆15Updated 6 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆19Updated 12 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- A bit-serial CPU☆19Updated 6 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆12Updated 2 weeks ago
- Minimal microprocessor☆21Updated 8 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆36Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 10 months ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- Repository containing the DSP gateware cores☆13Updated 2 weeks ago
- Digital Circuit rendering engine☆39Updated 2 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- WISHBONE Builder☆15Updated 9 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 7 months ago
- ☆27Updated 5 years ago
- FPGA Development toolset☆20Updated 8 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago