rochus-keller / QtcVerilogLinks
This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin
☆20Updated 2 years ago
Alternatives and similar repositories for QtcVerilog
Users that are interested in QtcVerilog are comparing it to the libraries listed below
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 12 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- ☆15Updated 3 years ago
- Compiler Generator Coco/R modified for VerilogEbnf☆9Updated 5 years ago
- ☆17Updated 4 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 10 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- This is the Verilog 2005 parser used by VerilogCreator☆12Updated 6 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- Optimized RISC-V FP emulation for 32-bit processors☆32Updated 4 years ago
- Simulation VCD waveform viewer, using old Motif UI☆26Updated 2 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- Library of FPGA architectures☆21Updated 2 months ago
- PS2 interface☆18Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- ☆26Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- A bit-serial CPU☆19Updated 5 years ago
- Simple RS232 UART☆12Updated 9 years ago