asinghani / crypto-accelerator-chipLinks
Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December 2020.
☆23Updated 5 years ago
Alternatives and similar repositories for crypto-accelerator-chip
Users that are interested in crypto-accelerator-chip are comparing it to the libraries listed below
Sorting:
- ☆33Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- ☆38Updated 3 years ago
- Various examples for Chisel HDL☆30Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆44Updated 11 years ago
- SRAM Design using OpenSource Applications☆24Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Updated 10 months ago
- ☆90Updated last month
- Chisel Things for OFDM☆32Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ☆20Updated 2 years ago
- ☆71Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated last year
- A configurable SRAM generator☆57Updated 5 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Library of open source Process Design Kits (PDKs)☆65Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- An Open Source Link Protocol and Controller☆28Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆105Updated 9 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Updated 6 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago