asinghani / crypto-accelerator-chipLinks
Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December 2020.
☆23Updated 4 years ago
Alternatives and similar repositories for crypto-accelerator-chip
Users that are interested in crypto-accelerator-chip are comparing it to the libraries listed below
Sorting:
- SRAM Design using OpenSource Applications☆23Updated 4 years ago
- ☆33Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A configurable SRAM generator☆54Updated last month
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- ☆38Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Library of open source Process Design Kits (PDKs)☆52Updated last week
- An automatic clock gating utility☆50Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Various examples for Chisel HDL☆30Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 6 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆76Updated last week
- Chisel NVMe controller☆23Updated 2 years ago