asinghani / crypto-accelerator-chipLinks
Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December 2020.
☆22Updated 4 years ago
Alternatives and similar repositories for crypto-accelerator-chip
Users that are interested in crypto-accelerator-chip are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- A configurable SRAM generator☆51Updated last week
- SRAM Design using OpenSource Applications☆20Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆37Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- sram/rram/mram.. compiler☆35Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- Open source process design kit for 28nm open process☆59Updated last year
- Library of open source Process Design Kits (PDKs)☆47Updated last week
- Open Source AES☆31Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- ☆21Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- ☆30Updated 2 months ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago