asinghani / crypto-accelerator-chipLinks
Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December 2020.
☆23Updated 4 years ago
Alternatives and similar repositories for crypto-accelerator-chip
Users that are interested in crypto-accelerator-chip are comparing it to the libraries listed below
Sorting:
- ☆32Updated 2 years ago
- SRAM Design using OpenSource Applications☆23Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆15Updated 2 months ago
- Naive Educational RISC V processor☆89Updated last week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Chisel NVMe controller☆24Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- ☆38Updated 3 years ago
- ☆33Updated 7 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆42Updated 3 months ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆56Updated last week